Address and break signal generator

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1516

Patent

active

042087139

ABSTRACT:
Two asynchronously operating computers which are each controlled by timing periods produced by its own clock are each provided with a pulse treatment circuit which in response to a break signal, interrupts the computer operation during the following timing period. A buffer memory is used in order to transfer information from the first to the second of the computers. Because of the asynchronism there is a risk that the buffer memory becomes either totally occupied or unoccupied. The risk is eliminated by means of an address and break signal generator which generates addresses to control writing and reading of the buffer memory and generates break signals which are sent to the pulse treatment circuit of the first and second computer in order to inhibit information from being sent to the buffer memory when it is full or drawn from the buffer memory when it is empty. The writing and reading addresses are generated by means of a first and a second circulating address counter stepped by the pulse treatment circuit of the first and second computer, respectively. The break signals are generated by means of a comparator connected to the two address counters. In addition the timing periods of the operating cycles have portions during which the computer components work unreliably due to their reaction times i.e., the setting of flip-flops, the ripple in counters, etc. Therefore, a reliability device compares the phases of the timing periods produced by the two computer clocks in order to allow only break signals which are generated owing to the comparison of addresses obtained in period parts during which both address counters are reliable.

REFERENCES:
patent: 3531777 (1970-09-01), West
patent: 3566363 (1971-02-01), Driscoll, Jr.
patent: 3699529 (1972-10-01), Beyers
patent: 3715729 (1973-02-01), Mercy
patent: 3988716 (1976-10-01), Fletcher
"Data Management in a Circular Buffer", IBM Tech. Disclosure Bull., vol. 20, No. 8, Jan. 1978, pp. 3307-3310.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Address and break signal generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Address and break signal generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address and break signal generator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-477581

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.