Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-03-15
2005-03-15
Mai, Tan V. (Department: 2124)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
06868432
ABSTRACT:
An addition circuit for digital data includes a digital adder for the addition of digital input data values present at data inputs of the digital adder to form a summation output data value, at an output of the digital adder. The data inputs have a predetermined data bit width n. A saturation circuit for limits the summation output data value present at a data input of the saturation circuit to be within a range determined by an upper threshold data value and a lower threshold data value. The n−m least significant data bits of the summation output data value are present directly at the data input of the saturation circuit, whereas the m most significant data bits of the summation output data value are switched through to the data input of the saturation circuit via a clock-state-controlled latch register.
REFERENCES:
patent: 4382179 (1983-05-01), Penton
patent: 4760374 (1988-07-01), Moller
patent: 4970676 (1990-11-01), Fling
patent: 5010509 (1991-04-01), Cox et al.
patent: 5847978 (1998-12-01), Ogura et al.
patent: 6519620 (2003-02-01), Nguyen et al.
patent: 0766169 (1997-04-01), None
Monteiro et al., “Retiming sequential cicuits for low power”,IEEE. Comp. Soc. Press, US, pp. 398-402. (1993).
Piguet, C., “Low-Power and Low-Voltage CMOS Digital Design”,Elsevier Science B.V., pp. 179-208, (1997).
Alidina et al., “Precomputation-based Sequential Logic Optimization for Low Power”,IEEE/ACM International Conference on Computer-Aided Design. pp. 74-81 (1994).
Chandrakasan A. P. et al., “Minimizing Power Consumption in Digital CMOS Circuits”,Proceedings of the IEEE, pp. 498-523 (1995).
Fugger Paul
Netrval Filip
Fish & Richardson P.C.
Infineon - Technologies AG
Mai Tan V.
LandOfFree
Addition circuit for digital data with a delayed saturation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Addition circuit for digital data with a delayed saturation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addition circuit for digital data with a delayed saturation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3430790