Adders and adder bit blocks having an internal propagation...

Details Adders and adder bit blocks having an internal propagation... Adders and adder bit blocks having an internal propagation...

2006-03-21

2006-03-21

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07016932

ABSTRACT:
Bit blocks for an adder are provided which include a first bit stage that generates a first bit associated propagation characteristic (bapc). The bapc is independent of a carry input to the bit block from another bit block of the adder. Additional bit stages may be included in the bit block such as a second bit stage that, based on the first bapc, generates a second bapc that is also independent of the carry input to the bit block. The first and second bapc may be generated based on first and second operand bits input to the respective stages and a bapc that is generated by a less significant bit stage of the bit block and is independent of the carry input to the bit block. Adders including the bit blocks and methods for adding using the bit block as well as bit block size optimization methods are also provided.

REFERENCES:
patent: 4163211 (1979-07-01), Miura
patent: 4764886 (1988-08-01), Yano
patent: 4949297 (1990-08-01), Matsuoka
patent: 5508952 (1996-04-01), Kantabutra
Koren, I.: “Computer Arithmetic Algorithms.” Prentice-Hall, 1993; pp. 73-92.
Kantabutra, V.: “Designing Optimum One-Level Carry-Skip Adders,” IEEE Trans. on Comp., 1993, vol. 42, n.6, pp. 759-764.
Chan, P.K., Schlag, M.D.F., Thomborson, C.D. Oklobdzija, V.G.: “Delay Optimization of Carry-Skip Adders and Block Carry-Look-Ahead Adders.” Proc. of Int'l Symposium on Computer Arithmetic, 1991, pp. 154-164.
Nagendra, C., Irwin, M.J., Owens, R.M.: “Area-Time-Power Tradeoffs in Parallel Adders,” IEEE Trans. CAS-II, 43, (10), pp. 689-702.
T. Lynch, E.E. Swartzlander, “A spanning-tree carry-look-ahead adder,” IEEE Trans. on Comp., vol. 41, n.8, Aug. 1992.
Kantabutra, “A Recursive Carry-Look-Ahead/Carry-Select Hybrid Adder,” IEEE Trans. on Comp., vol. 42, n.12, Dec. 1993.
R. Zimmermann and H. Kaeslin, Cell-Based Multilevel Carry-Increment Adders with Minimal AT-and PT-Products, unpublished manuscript at http://www.iis—ee—ethz—ch/˜zimmi/.
A. Tyagi, “A Reduced-Area Scheme for Carry-Select Adders,” IEEE Trans. on Comp., vol. 42, n.10, Oct. 1993.
P. Corsonello, S. Perri, and V. Kantabutra, “Design of 3:1 multiplexer standard cell”, Electronics Letters, Nov. 23, 2000, vol. 36, No. 24, pp. 1994-1995.

Affiliated with

Also associated with

Rating

Adders and adder bit blocks having an internal propagation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adders and adder bit blocks having an internal propagation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adders and adder bit blocks having an internal propagation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3584586