Adder structure with midcycle latch for power reduction

Details Adder structure with midcycle latch for power reduction Adder structure with midcycle latch for power reduction

2008-07-29

2008-07-29

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07406495

ABSTRACT:
A digital adder circuit comprising a plurality of logical stages in the carry logic of said adder circuit, for generating and propagating predetermined groups of operand bits, each stage implementing a predetermined logic function and processing input variables from a preceding stage and outputting result values to a succeeding stage with static and dynamic logic in the carry network of a 4-bit adder, and with output from the first stage fed directly as an input (60, 62) to the third stage of the carry network. Preferably, stages having normally relatively high switching activities are implemented in static logic. Preferably, the first stage of its carry network is implemented in a static logic, and the rest of the stages in dynamic logic.

REFERENCES:
patent: 4899305 (1990-02-01), Needles
patent: 5329477 (1994-07-01), Kudou
patent: 5905667 (1999-05-01), Lee
patent: 5951631 (1999-09-01), Hwang
patent: 2001/0032223 (2001-10-01), Hayakawa

Affiliated with

Also associated with

Rating

Adder structure with midcycle latch for power reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adder structure with midcycle latch for power reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adder structure with midcycle latch for power reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2800971