Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2008-05-30
2010-02-16
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S022000, C712S222000
Reexamination Certificate
active
07664930
ABSTRACT:
Methods and apparatus for calculating Single-Instruction-Multiple-Data (SIMD) complex arithmetic. A coprocessor instruction has a format identifying a multiply and subtract instruction to generate real components for complex multiplication of first operand complex data and corresponding second operand complex data, a cross multiply and add instruction to generate imaginary components for complex multiplication of the first operand complex data and the corresponding second operand complex data, an add-subtract instruction to add real components of the first operand to imaginary components of the second operand and to subtract real components of the second operand from imaginary components of the first operand, and a subtract-add instruction to subtract the imaginary components of the second operand from the real components of the first operand and to add the real components of the second operand to the imaginary components of the first operand.
REFERENCES:
patent: 4750110 (1988-06-01), Mothersole et al.
patent: 4873630 (1989-10-01), Rusterholz et al.
patent: 4894768 (1990-01-01), Iwasaki et al.
patent: 5025407 (1991-06-01), Gulley et al.
patent: 5073864 (1991-12-01), Methvin et al.
patent: 5125095 (1992-06-01), Nakazawa et al.
patent: 5420809 (1995-05-01), Read et al.
patent: 5420989 (1995-05-01), Maher et al.
patent: 5696985 (1997-12-01), Crump et al.
patent: 5721892 (1998-02-01), Peleg et al.
patent: 5734874 (1998-03-01), Van Hook et al.
patent: 5748515 (1998-05-01), Glass et al.
patent: 5802336 (1998-09-01), Peleg et al.
patent: 5805875 (1998-09-01), Asanovic
patent: 5815715 (1998-09-01), Kuçukçakar
patent: 5822619 (1998-10-01), Sidwell
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5893066 (1999-04-01), Hong
patent: 5915109 (1999-06-01), Nakakimura et al.
patent: 5923893 (1999-07-01), Moyer et al.
patent: 5930519 (1999-07-01), Krech, Jr.
patent: 5933650 (1999-08-01), Van Hook et al.
patent: 5936872 (1999-08-01), Fischer et al.
patent: 5996057 (1999-11-01), Scales et al.
patent: 6006245 (1999-12-01), Thayer
patent: 6006315 (1999-12-01), Park
patent: 6247113 (2001-06-01), Jaggar
patent: 6282633 (2001-08-01), Killian et al.
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6332186 (2001-12-01), Elwood et al.
patent: 6400778 (2002-06-01), Matui
patent: 6430684 (2002-08-01), Bosshart
patent: 6502117 (2002-12-01), Golliver et al.
patent: 6530012 (2003-03-01), Wilson
patent: 6546480 (2003-04-01), Mandavilli et al.
patent: 6550000 (2003-04-01), Minematsu et al.
patent: 6671797 (2003-12-01), Golston
patent: 6748521 (2004-06-01), Hoyle
patent: 6754804 (2004-06-01), Hudepohl et al.
patent: 6757820 (2004-06-01), Sudharsansan et al.
patent: 6829697 (2004-12-01), Davis et al.
patent: 6865663 (2005-03-01), Barry
patent: 7228401 (2007-06-01), Moyer
patent: 7281117 (2007-10-01), Tanaka et al.
patent: 2002/0065860 (2002-05-01), Grisenthwaite et al.
patent: 2002/0083311 (2002-06-01), Paver
patent: 2003/0023650 (2003-01-01), Papathanasiou
patent: 2003/0120903 (2003-06-01), Roussel
patent: 2003/0167460 (2003-09-01), Desai et al.
patent: 2003/0204819 (2003-10-01), Matsumoto et al.
patent: 2003/0221089 (2003-11-01), Spracklen
patent: 2004/0073773 (2004-04-01), Demjanenko
patent: WO 97/08608 (1997-03-01), None
patent: WO 00/43868 (2000-07-01), None
U.S. Appl. No. 10/263,246, filed Oct. 2002, Paver et al.
AMD Inc., AMD Extensions to the 3Dnow!(tm) and MMX(tm) Instructions Sets Manual , Mar. 2000, 22466D/0, AMD Inc., Santa Clara, CA USA.
ARM Ltd., ARM Instruction Set Quick Reference Card, Oct. 1999; Arm QRC 0001D, ARM Ltd., Cambridge, UK.
Brash, D., The ARM Architecture Version 6 (ARMv6), Jan. 2002, ARM White Paper, ARM Ltd., Cambridge UK.
Lewis, A., MPEG-4 Over Wireless Networks, 2000, ARM White Paper, ARM Ltd., Cambridge UK.
Wragg, B & Carpenter, P., An Optimised Software Solution for an ARM Powered(tm) MP# Decoder, Oct. 2000, ARM White Paper, ARM Ltd., Cambridge UK.
R.B. Garner et al.,The Scalable Processor Architecture(SPARC), Intellectual Leverage, San Francisco, Feb. 29-Mar. 4, 1988, Computer Society International Conference Washington, IEEE Comp. Soc. Press, US, vol. Conf. 33, Feb. 29, 1988, pp. 278-283.
Derby, J. et al. “A High-Performance Embedded DSP Core with Novel SIMD Features.” ICASSP, IEEE 0-7803-7663-3, 2003.
Lerner, Boris. “Parallel Implementation of Fixed-Point FFT's on TigerSHARC® Processors, Analog Devices.” EE-263, rev 1, Feb. 3, 2005.
Ikei, Mitsuru. “Basic of IA-64 Processor.” Published from Ohmsha Corporation on Aug. 25, 2000., pp. 150, 160 and 161.
Aldrich Bradley C.
Khan Moinul H.
Paver Nigel C.
Kim Kenneth S
Marvell International Ltd
LandOfFree
Add-subtract coprocessor instruction execution on complex... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Add-subtract coprocessor instruction execution on complex..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Add-subtract coprocessor instruction execution on complex... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4157472