Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-07-13
1990-09-11
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 307464, 307529, 364807, 365185, H03K 1921
Patent
active
049565648
ABSTRACT:
The present invention covers a synapse cell for providing a weighted connection between an input voltage line and an output summing line having an associated capacitance. Connection between input and output lines in the associative network is made using one or more floating-gate transistors which provide both excitatory as well as inhibitory connections. As configured, each transistor's control gate is coupled to an input line and its drain is coupled to an output summing line. The floating-gate of the transistor is used for storing a charge which corresponds to the strength or weight of the neural connection. When a binary voltage pulse having a certain duration is applied to the control gate of the floating-gate transistor, a current is generated which acts to discharge the capacitance associated with the output summing line. The current, and therefore the resulting discharge, is directly proportional to the charge stored on the floating-gate member and the duration of the input pulse.
REFERENCES:
patent: 4660166 (1987-04-01), Hopfield
patent: 4663740 (1987-05-01), Ebel
patent: 4695979 (1987-09-01), Tuvell et al.
patent: 4742492 (1988-05-01), Smayling et al.
patent: 4760437 (1988-07-01), Denker et al.
patent: 4782460 (1988-11-01), Spencer
patent: 4802103 (1989-01-01), Faggin et al.
patent: 4873661 (1989-10-01), Tsividis
patent: 4874963 (1989-10-01), Alspector
patent: 4875183 (1989-10-01), Graf
Mead, Analog VLSI and Neural Systems, pp. 79-117.
Hoffman et al., "Neurons With Hysteresis Form a Network That Can Learn Without Any Changes in Synaptic Connection Strengths", AIP Conf. Proceedings, vol. 151, 1986, pp. 219-226.
"VLSI For Artificial Intelligence", Edited by Jose G. DelGado-Frias and Will R. Moore, Kluwer Academic Publishers, 1989, pp. 230-233.
"Programmable Analog Synapses for Micro Electronic Neural Networks Using a Hybrid Digital-Analog Approach", by F. J. Mack et al., IEEE International Conference on Neural Networks, Jul. 24-27, San Diego, Calif.
"A Pipelined Associative Memory Implemented in VLSI", by Clark et al., IEEE Journal of Solid-State Circuits, vol. 24, no. 1, pp. 28-34, Feb. 1989.
Castro Hernan A.
Holler Mark A.
Tam Simon M.
Hudspeth David
Intel Corporation
LandOfFree
Adaptive synapse cell providing both excitatory and inhibitory c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive synapse cell providing both excitatory and inhibitory c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive synapse cell providing both excitatory and inhibitory c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1186418