Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2004-09-10
2009-12-29
Fan, Chieh M. (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
C375S233000, C375S350000, C375S326000
Reexamination Certificate
active
07639736
ABSTRACT:
An adaptive receiver equalizes incoming data expressed as a series of symbols, the degree of equalization being adjusted by some adaptive control logic. An amplitude detector samples the amplitude of the eye openings of incoming symbols and conveys the resulting measures of eye amplitude to the adaptive control logic. The control logic experiments with different equalization settings while monitoring the resulting eye amplitude to find the equalization setting that provides incoming data eyes of the highest amplitude. A data filter may be included to enable the amplitude detector only in response to particular incoming data patterns.
REFERENCES:
patent: 4750155 (1988-06-01), Hsieh
patent: 5293405 (1994-03-01), Gersbach et al.
patent: 5682112 (1997-10-01), Fukushima
patent: 5764695 (1998-06-01), Nagaraj et al.
patent: 5844431 (1998-12-01), Chen
patent: 6192071 (2001-02-01), Hirth et al.
patent: 6225795 (2001-05-01), Stratakos et al.
patent: 6265911 (2001-07-01), Nairn
patent: 6266379 (2001-07-01), Dally
patent: 6329874 (2001-12-01), Ye et al.
patent: 6429692 (2002-08-01), Chan et al.
patent: 6570916 (2003-05-01), Feldbaumer et al.
patent: 6731683 (2004-05-01), Fiedler et al.
patent: 6812872 (2004-11-01), Lu
patent: 7286597 (2007-10-01), Buchwald et al.
patent: 7400675 (2008-07-01), Moughabghab et al.
patent: 2002/0009167 (2002-01-01), Farjad-Rad
patent: 2004/0005001 (2004-01-01), Jones et al.
patent: 2004/0008059 (2004-01-01), Chen et al.
patent: 2004/0052309 (2004-03-01), Li
patent: 2005/0047500 (2005-03-01), Gupta et al.
patent: WO 2005/022750 (2005-03-01), None
Inukai, T. et al., “Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration.” CICC May 2004 Technical Program. 4 pages.
Rao, Rahul M. et al. “Circuit Techniques for Gate and Sub-Threshold Leakage Minimization in Future CMOS Technologies.” European Solid-State Circuits Conference. Sep. 2003. 4 pages.
Sidiropoulos, Stefanos, et al., “A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers.” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 681-690.
Zerbe, Jared. L., “Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell.” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2121-2130.
Granberg, Tom, “Handbook of Digital Techniques for High-Speed Design.” Prentice Hall Modern Semiconductor Design Series. Copyright 2004. Title, copyright and pp. 211-226.
Zerbe, Jared. L., “Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell.” ISSCC 2003 / Session 4 / Paper 4.6. 10 pages.
Kudoh, Yoshiharu. “A 0.13—um CMOS 5-Gb/s 10-m 28 AWG Cable Transceiver with No-Feedback-Loop Continous-Time Post-Equalizer.” IEEE Journal of Solid-State Circuits, vol. 38., No. 5, May 2003. pp. 741-746.
Shakiba, Mohammad Hossein, “A 2.5Gb/s Adaptive Cable Equalizer.” 1999 IEEE International Solid-State Circuits Conference, Session 23, Paper WP 23.3. pp. 396 and 397.
Baker, Alan J., “An Adaptive Cable Equalizer for Serial Digital Video Rates to 400Mb/s.” 1996 IEEE International Solid-State Circuits Conference, Session 10, Paper FA 10.7, pp. 174-175.
Shakiba, Mohammad Hossein, “A 2.5 Gb/s Adaptive Cable Equalizer.” 1999 IEEE International Solid-State Circuits Conference, Session 23, Paper WP 23.3. pp. 396 & 397.
Baker, Alan J., “An Adaptive Cable Equalizer for Serial Digital Video Rates to 400 Mb/s.” 1996 IEEE Interntnl. Solid-State Circuits Conf., Session 10, Paper FA 10.7. pp. 174 and 175.
Madduri, Vasanta. “High-Speed Backplanes in Communications Systems.” Mar. 2004. 7 pages.
Stojanovic, Vladimir et al. “Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link ransceiver.” IEEE International Conference on Communications, Apr. 2002 4 pages.
Zhang, Johnny et al., “White Paper on Transmit Pre-Emphasis and Receive Equalization.” Oct. 31, 2002. 8 pages.
Stojanovic, Vladimir et al. “Transmit Pre-Emphasis for High-Speed Time-Division-Multiplexed Serial Link Transceiver.” Submitted to IEEE Symposium on VLSI Circuits, Jun. 2004, 17 pages.
Madduri, Vasanta. “High Speed Backplanes in Communications Systems.” Presented at the Communications Design Conference, Mar. 2004. 25 pages.
Farjad-Rad, Ramin. “0.622-8.0 Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization.” Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003. 4 pages.
Farjad-Rad, Ramin et al., “Slide Show Presentation, Presented at the VLSI Symposium in Japan.” Jul. 2003. 21 pages.
Choi, Jong-Sang, et al. “A CMOS 3.5Gbps Continuous-time Adaptive Cable Equalizer with Joint Adaptation Method of Low-Frequency Gain and High-Frequency Boosting.” 2003, Symposium on VLSI Circuits Digest of Technical Paper. pp. 103-106.
U.S. Appl. No. 60/572,951, filed May 21, 2004, Farjad-rad, Ramin, Serial I/O Cell with Transmit Pre-Emphasis and Receive-Side Equalization.
Madduri, Vasanta. “High Speed Backplanes in Communications Systems.” Mar. 2004. 7 pages.
Zhang, Johnny et al. “White Paper on Transmit Pre-Emphasis and Receive Equalization.” Oct. 31, 2002. 8 pages.
Stojanovic′, Vladimir et al. “Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver.” IEEE International Conference on Communications, Apr. 2002. 4 pages.
Stojanovic′, Vladimir et al. “Transmit Pre-Emphasis for High-Speed Time-Division-Multiplexed Serial Link Transceiver.” Submitted to IEEE Symposium on VLSI Circuits, Jun. 2004. 17 pages.
Farjad-Rad, Ramin. 0.622-8.0Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization. Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003. 4 pages.
Ramin, Farjad-Rad et al. Slide Show Presentation, Presented at the VLSI Symposium in Japan, Jul. 2003. 21 pages.
U.S. Appl. No. 60/572,951, filed May 21, 2004, Farjad-rad, Ramin.
Baker, Alan J., “An Adaptive Cable Equalizer for Serial Digital Video Rates to 400 Mb/s.” 1996 IEEE Interntnl. Solid-State Circuits Conf., Session 10, Paper FA 10.7. pp. 174.
Zerbe, Jared. L., “Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell.” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003.
Zerbe, Jared. L., “Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell.” ISSCC 2003 / Session 4 / Paper 4.6. 2 pages.
Kudoh, Yoshiharu. “A 0.13—um CMOS 5-Gb/s 10-m 28 AWG Cable Transceiver with No-Feedback-Loop Continous-Time Post-Equalizer.” IEEE Journal of Solid-State Circuits, vol. 38., 2003.
Stojanovic, Vladimir et al. “Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link ransceiver.” IEEE International Conference on Communications, 4 pages. Apr. 2002.
Behiel Arthur J.
Fan Chieh M.
Puente Eva
Rambus Inc.
Silicon Edge Law Group LLP
LandOfFree
Adaptive receive-side equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive receive-side equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive receive-side equalization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4145864