Adaptive phase lock loop system

Details Adaptive phase lock loop system Adaptive phase lock loop system

1990-09-12

1992-07-07

Miller, Stanley D.

328 14, H03L 712

Patent

active

051286254

ABSTRACT:
A phase lock loop for a digital input signal has a phase detector, a loop filter, a digital voltage controlled oscillator (VCO), an initial phase difference calculator, a center frequency difference calculator and an input buffer memory. In an initial training mode prepared in the PLL operation, an optimum initial phase and an optimum center frequency of the VCO to complete a lock-in state is searched for the input signal stored in the buffer memmory. By estimating the initial phase difference and the center frequency difference between the input signal and the VCO output with repetative kick-offs in calculators, optimum values mentioned above are obtained. In a normal operation mode as a second mode in which the PLL operates normally as a conventional PLL, a phase lock operation between the VCO outut as the reference signal and the input signal in the buffer memory is carried out after the PLL is kicked off with the optimum initial phase and the optimum center frequency determined in the initial training mode.

REFERENCES:
patent: 4461014 (1984-07-01), Fujino
patent: 4759079 (1988-07-01), Ichikawa
patent: 4920320 (1990-04-01), Matthews
patent: 4926499 (1990-05-01), Kobayashi et al.
"An Adaptive Phase Lock Loop", by Yatsuzuka, JP Electronics, Information, and Communication Institute Conference 1989, Published on Sep. 15, 1989.

Affiliated with

Also associated with

Rating

Adaptive phase lock loop system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptive phase lock loop system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive phase lock loop system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1832108