Patent
1994-05-02
1997-03-18
Harvey, Jack B.
395735, 39520013, G06F 1324
Patent
active
056131291
ABSTRACT:
Postponing the interrupt for an I/O event can increase system throughput by amortizing the cost of the interrupt service routine over multiple I/O events. In current systems that provide interrupt postponement, the time parameter is fixed. Fixed values can lead to parameter configuration errors, excessive characterization work to generate parameter values, and a failure to automatically re-configure to system changes or to external load changes. The proposed mechanism measures actual system experience and eliminates the parameter configuration effort by filtering its own experience to derive a target value for interrupt postponement. A current postponement value with the potentially greater variance than the target is used to rapidly respond to abrupt change in offered load. The invention also benefits tasks with real-time deadlines to provide correct system operation.
REFERENCES:
patent: 4758950 (1988-07-01), Cruess et al.
patent: 4994960 (1991-02-01), Tuchler et al.
patent: 5038281 (1991-08-01), Peters
patent: 5125093 (1992-06-01), McFarland
patent: 5134706 (1992-07-01), Cushing et al.
patent: 5249269 (1993-09-01), Nakao et al.
patent: 5325536 (1994-06-01), Chang et al.
patent: 5389952 (1995-02-01), Kikinis
Digital Equipment Corporation
Harvey Jack B.
Kuta Christine M.
Seto Jeffrey K.
LandOfFree
Adaptive mechanism for efficient interrupt processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive mechanism for efficient interrupt processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive mechanism for efficient interrupt processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1713392