Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2010-06-17
2011-12-13
Hsu, Joni (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C345S556000, C718S105000
Reexamination Certificate
active
08077181
ABSTRACT:
Systems and methods for balancing a load among multiple graphics processors that perform different portions of a rendering task. A rendering task is partitioned into portions for each of two (or more) graphics processors. The graphics processors perform their respective portions of the rendering task and return feedback data indicating completion of the assigned portion. Based on the feedback data, an imbalance can be detected between respective loads of two of the graphics processors. In the event that an imbalance exists, the rendering task is re-partitioned to increase the portion assigned to the less heavily loaded processor and to decrease the portion assigned to the more heavily loaded processor.
REFERENCES:
patent: 5031089 (1991-07-01), Liu et al.
patent: 5757385 (1998-05-01), Narayanaswami et al.
patent: 5790130 (1998-08-01), Gannett
patent: 5841444 (1998-11-01), Mun
patent: 5959689 (1999-09-01), De Lange et al.
patent: 6023281 (2000-02-01), Grigor et al.
patent: 6078339 (2000-06-01), Meinerth et al.
patent: 6191800 (2001-02-01), Arenburg et al.
patent: 6259461 (2001-07-01), Brown
patent: 6266072 (2001-07-01), Koga et al.
patent: 6317133 (2001-11-01), Root et al.
patent: 6362818 (2002-03-01), Gardiner et al.
patent: 6445391 (2002-09-01), Sowizral et al.
patent: 6469746 (2002-10-01), Maida
patent: 6473086 (2002-10-01), Morein et al.
patent: 6570571 (2003-05-01), Morozumi
patent: 6651082 (2003-11-01), Kawase et al.
patent: 6724390 (2004-04-01), Dragony et al.
patent: 6747654 (2004-06-01), Laksono et al.
patent: 6781590 (2004-08-01), Katsura et al.
patent: 6853381 (2005-02-01), Grigor et al.
patent: 7075541 (2006-07-01), Diard
patent: 2002/0099844 (2002-07-01), Baumann et al.
patent: 2003/0128216 (2003-07-01), Walls et al.
patent: 2003/0169269 (2003-09-01), Sasaki et al.
patent: 2004/0003023 (2004-01-01), Gootherts et al.
patent: 2004/0075623 (2004-04-01), Hartman
patent: 2004/0125111 (2004-07-01), Tang-Petersen et al.
patent: 2004/0189650 (2004-09-01), Deering
patent: 2005/0012749 (2005-01-01), Gonzalez
patent: 2005/0088445 (2005-04-01), Gonzalez
patent: 0571969 (2003-05-01), None
Molnar et al., “PixelFlow: High-speed Rendering Using Image Composition”, Computer Graphics (Proceedings of SIGGRAPH 92), vol. 26, No. 2, pp. 231-240, Jul. 1992.
Whitman, “Dynamic Load Balancing for Parallel Polygon Rendering” IEEE Computer Graphics and Applications, IEEE Inc. New York, U.S., vol. 14, No. 4, pp. 41-48, Jul. 1, 1994.
Hsu Joni
Kilpatrick Townsend & Stockton LLP
NVIDIA Corporation
LandOfFree
Adaptive load balancing in a multi processor graphics... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive load balancing in a multi processor graphics..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive load balancing in a multi processor graphics... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4301019