Boots – shoes – and leggings
Patent
1996-02-07
1998-05-26
Teska, Kevin J.
Boots, shoes, and leggings
H01L 2198
Patent
active
057576572
ABSTRACT:
A computer implemented method incrementally updates a design placement in a very large scale integrated (VLSI) chip. A data structure is generated which defines a chosen specification and initial placement of circuits is input to a computer aided design (CAD) system. The CAD system divides a design area into placement cells. Local constraint values and limits are computed and changes made in the design specification. Replacement regions are then identified, expanded, and replaced. Constraint values are recomputed and the steps of the method are repeated until no more changes are required.
REFERENCES:
patent: 4377849 (1983-03-01), Finger et al.
patent: 4686629 (1987-08-01), Noto et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4975854 (1990-12-01), Yabe
patent: 5050091 (1991-09-01), Rubin
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5164907 (1992-11-01), Yabe
patent: 5231590 (1993-07-01), Kumar et al.
patent: 5308798 (1994-05-01), Brasen et al.
patent: 5311443 (1994-05-01), Crain et al.
patent: 5355322 (1994-10-01), Yamashita et al.
patent: 5371684 (1994-12-01), Iadonato et al.
patent: 5416720 (1995-05-01), Fukui
patent: 5513119 (1996-04-01), Moore
patent: 5579237 (1996-11-01), Shibuya et al.
Pedram, "An Integrated Approach to Logic Synthesis and Physical Design", SRC Technical Report Number T91133, Sep. 1991, pp. i-156.
Cohn John Maxwell
Hathaway David James
Fiul Dan
International Business Machines - Corporation
Mortinger Alison D.
Teska Kevin J.
LandOfFree
Adaptive incremental placement of circuits on VLSI chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive incremental placement of circuits on VLSI chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive incremental placement of circuits on VLSI chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1970330