Adaptive hysteresis receiver for a high speed digital signal

Details Adaptive hysteresis receiver for a high speed digital signal Adaptive hysteresis receiver for a high speed digital signal

2004-04-23

2008-10-07

Wang, Ted (Department: 2611)

Pulse or digital communications

Receivers

C327S073000, C327S205000, C327S563000, C375S219000

Reexamination Certificate

active

07433426

ABSTRACT:
An adaptive hysteresis receiver processes a high speed digital signal. A differential receiver circuit compares the high speed digital signal to a reference voltage to generate an output signal. A register circuit latches the output signal, according to a clock signal, to produce a control signal. A reference voltage generator generates the reference voltage, from a plurality of voltages defining a deep hysteresis level and a shallow hysteresis level, in response to the output signal and the control signal.

REFERENCES:
patent: 5341033 (1994-08-01), Koker
patent: 5654645 (1997-08-01), Lotfi
patent: 6211712 (2001-04-01), Baik
patent: 6496886 (2002-12-01), Osaka et al.
patent: 6778111 (2004-08-01), Zhu et al.

Affiliated with

Also associated with

Rating

Adaptive hysteresis receiver for a high speed digital signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptive hysteresis receiver for a high speed digital signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive hysteresis receiver for a high speed digital signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4000114