Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2011-03-29
2011-03-29
Liu, Shuwang (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
C375S233000, C375S294000, C375S373000, C375S377000, C375S371000
Reexamination Certificate
active
07916780
ABSTRACT:
An adaptive equalizer system for use in a serial communication link uses timing information generated by a phase detector of a clock and data recovery circuit of the serial communication link and a frequency pattern of the recovered data to determine whether the data received over the serial communication link is over-equalized or under-equalized. The equalizer strength of the adaptive equalizer system is adjusted based on such determination.
REFERENCES:
patent: 5867542 (1999-02-01), Iwamatsu et al.
patent: 2004/0119548 (2004-06-01), Karlquist
patent: 2006/0291551 (2006-12-01), Goth
patent: 2007/0002942 (2007-01-01), Simpson et al.
patent: 2008/0069276 (2008-03-01), Wong et al.
Alexander, J., “Clock Recovery from Random Binary Signals,” Electronic Letters, Oct. 30, 1975, pp. 541-542, vol. 11, No. 22.
Choi, J. et al., “A CMOS 3.5Gbps Continuous-time Adaptive Cable Equalizer with Joint Adaptation Method of Low-Frequency Gain and High-Frequency Boosting,” IEEE 2003 Symposium on VLSI Circuits Digest of Technical Papers, Jun. 2003, pp. 103-106.
Gu, R. et al., “A 0.5-3.5 Gb/s Low-power Low-jitter Serial Data CMOS Transceiver,” 1999 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 1999, pp. 352-353, 478.
Lee , B. et al., “A 2.5-10 Gb/s CMOS Transceiver with Alternating Edge -Sampling Phase Detection for Loop Characteristic Stabilization,” IEEE Journal of Solid State Circuits, Nov. 2003, pp. 1821-1829, vol. 38, No. 11.
Lee, J. et al , “A 250 MHz Low Jitter Adaptive Bandwidth PLL,” 1999 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 1999, pp. 346-347, 477.
Maneatis, J., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE Journal of Solid-State Circuits, Nov. 1996, pp. 1723-1732, vol. 31, No. 11.
Kim Elizabeth
Liu Shuwang
Synerchip Co. Ltd
Timory Kabir A
LandOfFree
Adaptive equalizer for use with clock and data recovery... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive equalizer for use with clock and data recovery..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive equalizer for use with clock and data recovery... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2693832