Adaptive correction of DC error transients

Details Adaptive correction of DC error transients Adaptive correction of DC error transients

1986-09-23

1989-05-09

Masinick, Michael A.

Telecommunications

Receiver or analog modulated signal frequency converter

With particular receiver circuit

455312, 455214, H04B 110

Patent

active

048295949

ABSTRACT:
A capacitor bias unit includes a first path (26) having a first impedance (29) and a second path (27) having a low impedance and a switch (31) connected between a voltage reference source and a capacitor (23). The capacitor can either be subjected to normal charge characterisitics or quick charge by closing the switch (31). Maintaining an appropriately charged state on the capacitor (23) aids in preventing netting error voltage steps from introducing DC component signals that adversely effect proper decoding and reception of demodulated data.

REFERENCES:
patent: 3049710 (1962-08-01), Buesing
patent: 4107614 (1978-08-01), Sugai
patent: 4627101 (1986-12-01), Anderson et al.
patent: 4628539 (1986-12-01), Selwa

Affiliated with

Also associated with

Rating

Adaptive correction of DC error transients does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptive correction of DC error transients, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive correction of DC error transients will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-95590