Adaptive clock method and system

Details Adaptive clock method and system Adaptive clock method and system

2006-07-21

2009-11-10

Ho, Duc C (Department: 2419)

Multiplex communications

Diagnostic testing

Fault detection

C370S412000, C370S395610, C370S236200, C370S241100

Reexamination Certificate

active

07616580

ABSTRACT:
A device and method are disclosed for correctly restoring a read clock when there are a plurality of STM data stream transmission sources. In a CES device of an ATM communication system, ATM cells from respective connections, which are to be delivered to the same outgoing line, are accumulated in a reassembly buffer memory and a PLO control unit aggregates the amount of ATM cells accumulated in the reassembly buffer memory for each connection. Subsequently, the PLO control unit calculates the frequency of a read clock based on the amount of accumulated ATM cells for each connection. A PLO restores the read clock which is applied to read data from the reassembly buffer memory for delivery to an STM network.

REFERENCES:
patent: 5396492 (1995-03-01), Lien
patent: 6026074 (2000-02-01), Stadler et al.
patent: 6034995 (2000-03-01), Eisele et al.
patent: 6418144 (2002-07-01), Saeki
patent: 6744735 (2004-06-01), Nakaguro
patent: 2001/0043596 (2001-11-01), Shimanuki et al.
patent: 2006/0203717 (2006-09-01), Puppa et al.
patent: 07-046257 (1995-02-01), None
patent: 9-326804 (1997-12-01), None
patent: 09-326804 (1997-12-01), None
patent: 10-271122 (1998-10-01), None
patent: 11-136242 (1999-05-01), None

Affiliated with

Also associated with

Rating

Adaptive clock method and system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptive clock method and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive clock method and system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4143918