Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
1998-06-30
2002-05-28
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S015000, C703S019000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06397169
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method for adaptively placing cells and changing the circuit during the synthesis process of an integrated circuit design.
BACKGROUND OF THE INVENTION
A highly specialized field, commonly referred to as “electronic design automation” (EDA), has evolved to handle the demanding and complicated task of designing semiconductor chips. In EDA, computers are extensively used to automate the design process. Computers are ideally suited to performing tasks associated with the design process because computers can be programmed to reduce or decompose large, complicated circuits into a multitude of much simpler functions. Thereupon, the computers can be programmed to iteratively solve these much simpler functions. Indeed, it has now come to the point where the design process has become so overwhelming that the next generation of integrated circuit (IC) chips cannot be designed without the help of computer-aided design (CAD) systems.
Typically, the design process begins with an engineer conceiving and defining the performance specification of the new IC chip. A high level language is used to translate this specification into functional criteria which are fed into a logic synthesis program. Based thereon, the synthesis program generates a netlist containing a collection of gates or cells in terms of a particular semiconductor technology (e.g., very large scale integration—VLSI). This netlist can be regarded as a template for the realization of the physical embodiment of the integrated circuit in terms of transistors, routing resources, etc. Next, a physical design tool is used to place and route the IC chip. It determines the physical pinouts, wiring, interconnections and specific layout of the semiconductor chip. Once the physical layout is complete, the IC chip can be fabricated.
As a software tool, synthesis is often used to predict performance characteristics by estimating the capacitances associated with wires in the design. The capacitance at a wire is based on historical data derived from statistical samplings of the average or typical capacitances experienced for similar wires in previous designs. Once the wires and their associated capacitances are known, mathematical models can be constructed to predict the circuit's behavior. For example, a typical tool can be used to check the chip's timing.
In the past, when semiconductor chips were simpler and less complex, the synthesis tool was able to predict the performance characteristics fairly accurately. However, advances in semiconductor technology have led the way towards more versatile, powerful, and faster integrated circuit (IC) chips. The trend is towards even larger, more complex and sophisticated IC chips in an effort to meet and improve upon the demands imposed by state-of-the-art performance. Today, a single IC chip can contain upwards of millions of transistors. As the complexity, functionality, and size of these chips increase, it is becoming a much more difficult task to estimate the capacitances associated with the multitudes of wires. The accuracies of the performance predictions have been seriously degraded.
Thus there is a need for some method which can be used to more accurately predict the performance of a synthesized design. The present invention provides a solution, whereby the synthesis and rough placement functions are combined into an integrated framework. With the present invention, the placement adapts to changes made to the netlist (e.g., creation, addition, modification, and deletion of nets and/or cells). Two mechanisms, cell separation and device sizing, are adaptively controlled to achieve convergence between the synthesis estimate and the extraction estimate after full place and route.
SUMMARY OF THE INVENTION
The present invention pertains to a process for the synthesis and rough placement of an IC design. Initially, a synthesis tool is used to generate a netlist according to HDL, user constraint, and technology data and physical constraints. Each of the wires of the netlist is initially assigned a unit weight. Thereupon, a rough placement process is performed consistent with physical constraints, whereby cells are assigned (x,y) locations according to the weights of each of the wires. Based on this rough placement process, wire lengths can be determined. The capacitance at each wire is then determined as a function of the wire length and the load capacitance(s) associated with that wire. Consequently, the performance of the design can be calculated based on the wire capacitances. The weights of the wires are then adjusted which causes the cells to be spaced apart according to the new weightings. A number of iterations are performed to adjust the weights and cell spacing in order to improve performance characteristics. In conjunction with adjusting the weight, the present invention also scales up/down the size of one or more of the gates. After a gate is scaled up/down, the wires are then iteratively examined; their weights are adjusted appropriately; and the cells are spaced apart according to the new weights. This entire process of wire weight examination/adjustment, cell separation, and gate sizing is repeated until no further improvements are forthcoming or until a pre-designated number of iterations have been completed.
REFERENCES:
patent: 5282148 (1994-01-01), Poirot et al.
patent: 5446674 (1995-08-01), Ikeda et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5557531 (1996-09-01), Rostoker et al.
patent: 5557533 (1996-09-01), Koford et al.
patent: 5572436 (1996-11-01), Dangelo et al.
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5629860 (1997-05-01), Jones et al.
patent: 5638291 (1997-06-01), Li et al.
patent: 5666290 (1997-09-01), Li et al.
patent: 5687088 (1997-11-01), Tomita
patent: 5790841 (1998-08-01), Scherer et al.
patent: 5799170 (1998-08-01), Drumm et al.
patent: 5812740 (1998-09-01), Scepanovic et al.
patent: 5875117 (1999-02-01), Jones et al.
patent: 5880967 (1999-03-01), Jyu et al.
patent: 5953236 (1999-09-01), Hossain et al.
patent: 5956497 (1999-09-01), Ratzel et al.
patent: 5974245 (1999-10-01), Li et al.
patent: 5974247 (1999-10-01), Yonezawa
“Modifying the Netlist After Placement for Performance Improvement”, Ginetti et al., Custom Integrated Circuits Conference, 1993 IEEE.*
“Post Placement Buffer Reoptimization”, Brasen et al., 1992, IEEE.*
“Modeling and Extraction of Interconnect Capacitances for Multilayer VLSI Circuits”, Arora et al., 1996, IEEE.*
“A Cell-Based Datapath Synthesizer for ASICs”, Ginetti et al., 1993 IEEE.*
“Hierarchical Extraction of 3D Interconnect Capacitances in Large Regular VLSI Structures”, van Genderen et al., 1993 IEEE.*
“Symbolic Generation of Constrained Random Logic Cells”, Costa et al., 1991 IEEE.*
“Cross-Talk and Ringing on a Multilayer PCB”, Poltz et al., 1989 IEEE.*
“Fast Parasitic Extraction for Substrate Coupling in Mixed Signal Ics”, Verghese et al., IEEE 1995 Custom Integrated Circuits Conference, 1995 IEEE.*
“PECS: A Peak Current and Power Simulator for CMOS Combinational Circuits”, Lam et al., 1996 IEEE.*
Jon Frankle, Xilinx, Inc.;Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing;2100 Logic Drive, San Jose, CA 95124.
Damiano Robert F.
Harer Kevin M.
Iyer Mahesh A.
Ma Hi-Keung
Shenoy Narendra V.
Synopsys Inc.
Teska Kevin J.
Thomson W. D.
Wagner , Murabito & Hao LLP
LandOfFree
Adaptive cell separation and circuit changes driven by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive cell separation and circuit changes driven by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive cell separation and circuit changes driven by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2880590