Adaptive bit stream demultiplexing apparatus in a decoding syste

Details Adaptive bit stream demultiplexing apparatus in a decoding syste Adaptive bit stream demultiplexing apparatus in a decoding syste

1994-12-30

1996-05-28

Hsu, Alpus H.

Multiplex communications

Wide area network

Packet switching

370112, 348423, H04Q 1104

Patent

active

055219187

ABSTRACT:
An apparatus for adaptively demultiplexing an input bit stream for use in a decoding system includes a buffer module having a plurality of buffers for temporarily storing the bit stream, a flag state detector for detecting the number of the buffers that exhibits the full state or the empty state and a buffer module controller for adaptively controlling the overflow or the underflow of the buffers, based on the information from the flag state detector.

REFERENCES:
patent: 4903126 (1990-02-01), Kassatly
patent: 5202886 (1993-04-01), Rossi et al.
patent: 5396497 (1995-03-01), Veltman

Affiliated with

Also associated with

Rating

Adaptive bit stream demultiplexing apparatus in a decoding syste does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptive bit stream demultiplexing apparatus in a decoding syste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive bit stream demultiplexing apparatus in a decoding syste will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-793010