Patent
1996-08-26
1998-12-01
An, Meng-Ai T.
395296, 395303, 395728, 395732, G06F 1314
Patent
active
058450963
ABSTRACT:
A system and method for determining which of plurality of peripheral components will have access to a peripheral component interconnect (PCI) bus when none of the plurality of peripheral components is currently requesting access to the PCI bus. In one embodiment a history buffer records all requests by a plurality of peripheral components for access to the PCI bus. The present invention then determines which of the plurality of peripheral components requests access to the PCI bus most often. Next, the present invention grants the peripheral component which requests access to the PCI bus most often access to the PCI bus when no other peripheral component is requesting access to the PCI bus. In so doing, the present invention "parks" the PCI bus on the peripheral component which has, in the past, requested access to the PCI bus most often.
REFERENCES:
patent: 4481583 (1984-11-01), Mueller
patent: 5253348 (1993-10-01), Scalise
patent: 5303382 (1994-04-01), Buch et al.
patent: 5392407 (1995-02-01), Heil et al.
patent: 5440752 (1995-08-01), Lentz et al.
patent: 5487168 (1996-01-01), Geiner et al.
patent: 5502824 (1996-03-01), Heil
patent: 5533204 (1996-07-01), Tipley
patent: 5555383 (1996-09-01), Elazar et al.
patent: 5572686 (1996-11-01), Nunziata et al.
Chambers Peter
Munguia Gabriel Roland
An Meng-Ai T.
Chung-Trans Xuong M.
VLSI Technology Inc.
LandOfFree
Adaptive arbitration mechanism for a shared multi-master bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive arbitration mechanism for a shared multi-master bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive arbitration mechanism for a shared multi-master bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2402236