Multiplex communications – Communication techniques for information carried in plural... – Adaptive
Reexamination Certificate
2006-11-10
2008-09-02
Nguyen, Brian D (Department: 2616)
Multiplex communications
Communication techniques for information carried in plural...
Adaptive
C370S419000
Reexamination Certificate
active
07420990
ABSTRACT:
Apparatus and methods allocate I/O bandwidth of an electrical component, such as an IC, by configuring an I/O interface into various types of interfaces. In an embodiment of the present invention, an I/O interface is configured into either a bidirectional contact, unidirectional contact (including either a dedicated transmit or dedicated receive contact) or a maintenance contact used in a maintenance or calibration mode of operation. The I/O interface is periodically reconfigured to optimally allocate I/O bandwidth responsive to system parameters, such as changing data workloads in the electronic components. System parameters include, but are not limited to, 1) number of transmit-receive bus turnarounds; 2) number of transmit and/or receive data packets; 3) user selectable setting 4) number of transmit and/or receive commands; 5) direct requests from one or more electronic components; 6) number of queued transactions in one or more electronic components; 7) transmit burst-length setting, 8) duration or cycle count of bus commands, and control strobes such as address/data strobe, write enable, chip select, data valid, data ready; 9) power and/or temperature of one or more electrical components; 10) information from executable instructions, such as a software application or operating system; 11) multiple statistics over respective periods of time to determine if using a different bandwidth allocation would result in better performance. The importance of a system parameter may be weighted over time in an embodiment of the present invention.
REFERENCES:
patent: 3115102 (1963-12-01), Niederer, Jr. et al.
patent: 3638121 (1972-01-01), Spilker, Jr.
patent: 3922491 (1975-11-01), Bjork
patent: 4384354 (1983-05-01), Crawford
patent: 4648133 (1987-03-01), Vilnrotter
patent: 5111208 (1992-05-01), Lopez
patent: 5122978 (1992-06-01), Merrill
patent: 5243626 (1993-09-01), Devon
patent: 5265211 (1993-11-01), Amini et al.
patent: 5436908 (1995-07-01), Fluker
patent: 5485490 (1996-01-01), Horowitz
patent: 5485602 (1996-01-01), Ledbetter, Jr. et al.
patent: 5511091 (1996-04-01), Saito
patent: 5523760 (1996-06-01), McEwan
patent: 5548146 (1996-08-01), Kuroda
patent: 5554945 (1996-09-01), Lee
patent: 5621913 (1997-04-01), Tuttle
patent: 5671376 (1997-09-01), Bucher et al.
patent: 5684966 (1997-11-01), Gafford et al.
patent: 5742798 (1998-04-01), Goldrian
patent: 5771356 (1998-06-01), Leger et al.
patent: 5859881 (1999-01-01), Ferraiolo
patent: 6047346 (2000-04-01), Lau
patent: 6163570 (2000-12-01), Olafsson
patent: 6173345 (2001-01-01), Stevens
patent: 6181166 (2001-01-01), Krishnamurthy et al.
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6243776 (2001-06-01), Lattimore et al.
patent: 6282210 (2001-08-01), Rapport
patent: 6321282 (2001-11-01), Hampel
patent: 6359931 (2002-03-01), Perino
patent: 6369652 (2002-04-01), Lau
patent: 6377640 (2002-04-01), Trans
patent: 6396329 (2002-05-01), Zerbe
patent: 6421389 (2002-07-01), Jet
patent: 6434081 (2002-08-01), Johnson
patent: 6442644 (2002-08-01), Gustavson
patent: 6448815 (2002-09-01), Talbot
patent: 6457089 (2002-09-01), Robbins et al.
patent: 6463392 (2002-10-01), Nygaard
patent: 6469555 (2002-10-01), Sidiropoulos
patent: 6473439 (2002-10-01), Zerbe
patent: 6480026 (2002-11-01), Andrews et al.
patent: 6484232 (2002-11-01), Olarig
patent: 6510503 (2003-01-01), Gillingham
patent: 6539072 (2003-03-01), Donnelly
patent: 6556934 (2003-04-01), Higashide
patent: 6560716 (2003-05-01), Gasparik
patent: 6606350 (2003-08-01), Dress, Jr.
patent: 6606576 (2003-08-01), Sessions
patent: 6643787 (2003-11-01), Zerbe
patent: 6657468 (2003-12-01), Best
patent: 6662305 (2003-12-01), Salmon
patent: 6690741 (2004-02-01), Larrick, Jr.
patent: 6717992 (2004-04-01), Cowie
patent: 6725304 (2004-04-01), Arimilli et al.
patent: 6751696 (2004-06-01), Farmwald et al.
patent: 6873939 (2005-03-01), Zerbe et al.
patent: 6889357 (2005-05-01), Keeth
patent: 6920540 (2005-07-01), Hampel et al.
patent: 7099424 (2006-08-01), Chang et al.
patent: 7119549 (2006-10-01), Lee
patent: 7137048 (2006-11-01), Zerbe et al.
patent: 2001/0048382 (2001-12-01), Low et al.
patent: 2001/0053175 (2001-12-01), Hoctor et al.
patent: 2001/0056332 (2001-12-01), Abrosimov et al.
patent: 2002/0054648 (2002-05-01), Krummrich
patent: 2002/0071431 (2002-06-01), Kosaraju
patent: 2002/0072870 (2002-06-01), Adam et al.
patent: 2002/0138224 (2002-09-01), Sessions
patent: 2002/0149824 (2002-10-01), Beaulieu et al.
patent: 2003/0026399 (2003-02-01), Carlson
patent: 2003/0063597 (2003-04-01), Suzuki
patent: 2003/0065845 (2003-04-01), Riley
patent: 2003/0146800 (2003-08-01), Dvorak
patent: 2003/0149991 (2003-08-01), Reidhead et al.
patent: 2003/0158994 (2003-08-01), Moy
patent: 2003/0198212 (2003-10-01), Hoctor et al.
patent: 2003/0198308 (2003-10-01), Hoctor et al.
patent: 2003/0221061 (2003-11-01), El-Batal et al.
patent: 2004/0032354 (2004-02-01), Knobel et al.
patent: 2004/0054830 (2004-03-01), Craft et al.
patent: 2004/0057500 (2004-03-01), Balachandran et al.
patent: 2004/0217881 (2004-11-01), Pedyash et al.
patent: 2004/0260858 (2004-12-01), Primrose
patent: 2005/0081942 (2005-04-01), Schwane et al.
patent: 2005/0163202 (2005-07-01), Hampel
patent: 1450223 (2004-08-01), None
patent: 20035831 (2000-02-01), None
Nakamura, Kazuyuki, et al., “A 6 Gbps CMOS Phase Detecting DEMUX Module Using Half-Frequency Clock,” 1998 Symposium on VLSI Circuits Digest of Technical Papers, pp. 196-197.
Rambus, Inc., “RDRAM Direct Rambus Clock Generator,” (Apr. 2002), 22 pages.
Nakase, Yasunobu, et al., “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface,” IEEE Journal of Solid-State Circuits, Apr. 1999, vol. 34, No. 4, pp. 494-501.
Poulton, John, et al., “A Tracking Clock Recovery Receiver for 4Gb/s Signaling,” Hot Interconnects '97, Aug. 21-23, 1997, Palo Alto, CA, pp. 1-13.
Rambus “Direct Rambus Long Channel Design Guide,” (2002), 45 pages.
Chang, Ken K.Y., et al., “A 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches,” Hot Interconnects V, Stanford University, Aug. 1997, pp. 1-9.
U.S. Appl. No. 10/278,708, filed Oct. 22, 2002, entitled, “Phase Adjustment Apparatus and Method for a Memory Device Signaling System.”
“Draft Standard for a High-Speed Memory Interface (SyncLink),” Draft 0.99 IEEE P1596.7-199X, (1996), pp. 1-56.
Gillingham, Peter & Vogley, Bill, “SLDRAM: High Performance Open-Standard Memory,” IEEE Micro, Nov./Dec. 1997, vol. 17, No. 6, pp. 29-39, Institute of Electrical and Electronics Engineer, Inc., Los Alamitos, California.
“400 Mb/s/pin SLDRAM,” Draft Advance, “4M ×18 SLDRAM, Pipelined, Eight Bank, 2.5V Operation,” Rev. Jul. 9, 1998, pp. 1-69, Copyright 1998, SLDRAM Inc.
Rambus “Direct Short Channel Layout Guide, Version 0.95,” (Aug. 2001), 40 pages.
Gillingham, Peter, “SLDRAM Architectural and Functional Overview,” SLDRAM Consortium, SLDRAM Inc., Aug. 29, 1997, pp. 1-14.
Widmer, A.X., et al., “A DC-Balanced, Partioned-Block, 8B/10B Transmission Code,” IBM J. Res. Develop., vol. 27, No. 5, Sep. 1983, 440-451.
Lee, Ming-Ju Edward, et al., “TP 15.3: A 90mW 4Gb/s Equalized I/O Circuit with Input Offset Cancellation,” IEEE International Solid-State Circuits Conference, pp. 252-253.
Banu, Mihai, et al., “TA 6.4: A 660Mv/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission,” IEEE International Solid-State Circuits Conference, 1993, pp. 102-103, 270.
Paris, Lluis, et al., “WP 24.3 A 800MB/s 72Mb SLDRAM with Digitally-Calibrated DLL,” IEEE International Solid-State Circuits Conference (1999), 10 pages.
Lewis, Dave, “Easy-to-Use LVDS Serdes for the Serdes Neophyte,” National Semiconductor, Jun. 16, 2003, pp. 1-5.
EIA/JEDEC Standard No. 8-B (JESD8-B), “Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits,” Sep. 1999, 10 pages.
Win, Moe Z.,
Ching Michael
Woo Steven
Nguyen Brian D
Rambus Inc.
LandOfFree
Adaptive-allocation of I/O bandwidth using a configurable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adaptive-allocation of I/O bandwidth using a configurable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptive-allocation of I/O bandwidth using a configurable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3977489