Adapting VLSI clocking to short term voltage transients

Details Adapting VLSI clocking to short term voltage transients Adapting VLSI clocking to short term voltage transients

2001-12-18

2003-07-01

Nuton, My-Trang (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By frequency

C327S044000

Reexamination Certificate

active

06586971

ABSTRACT:

FIELD OF THE INVENTION
The invention is generally related to very large scale integrated circuits. More particularly, the invention is related to compensating for voltage transients in very large scale integrated circuits.
BACKGROUND OF THE INVENTION
As silicon technology is scaled down in integrated circuit (“IC”) design, the voltage at which the integrated circuit operates is also reduced. However, power consumption tends to increase for the scaled down ICs, increasing the current going through the power supply and the power delivery network.
Because of this large amount of current in integrated circuits, such as, for example, very large scale integrated (“VLSI”) circuits used for microprocessor design, a large transient may occur in the power supply network due to switching events and instantaneous changes in the current function. This change in the current may cause the voltage to vary by a large percentage of the supply. A reduction in the operating voltage due to the change in current is known as a “voltage droop”. Voltage droops may cause delays in circuit operation.
Traditionally, processors and most VLSI circuits operate at a fixed frequency, such as, for example, 1 GHz. Because of the frequency is fixed, the VLSI circuits should maintain the frequency of operation for the lowest voltage point that may be seen in the circuit. Thus, a voltage droop may require a VLSI circuit to operate at lower frequency than it could support if the frequency were based on the average voltage of operation.
SUMMARY OF THE INVENTION
A method for compensating for voltage droop in an integrated circuit is described. The method may include detecting a voltage droop in an integrated circuit driven by a clock signal and determining an optimum frequency change to compensate for the voltage droop. The method may further include adapting cycle time of the clock signal in an incremental manner to achieve the optimum frequency change.
An integrated circuit having voltage droop compensation capability is also described. The integrated circuit may include a plurality of chip circuits, a clock control system, a clock distribution network including at least one delay element and a voltage droop detector. In one embodiment, the clock control system may adapt cycle time in the clock distribution network through use of the at least one delay element when a voltage droop is detected.


REFERENCES:
patent: 5497105 (1996-03-01), Oh et al.
patent: 5534791 (1996-07-01), Mattos et al.
patent: 5726596 (1998-03-01), Perez
patent: 5914618 (1999-06-01), Mattos
patent: 5945817 (1999-08-01), Nguyen
patent: 6211740 (2001-04-01), Dai et al.
patent: 6242961 (2001-06-01), Liu et al.
patent: 6252449 (2001-06-01), Hanriat
patent: 6472856 (2002-10-01), Groom et al.

Affiliated with

Also associated with

Rating

Adapting VLSI clocking to short term voltage transients does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adapting VLSI clocking to short term voltage transients, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adapting VLSI clocking to short term voltage transients will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3008210