Adaptable multiple port data buffer

Details Adaptable multiple port data buffer Adaptable multiple port data buffer

1988-08-26

1993-05-25

Lee, Thomas C.

Boots, shoes, and leggings

364239, 3642408, 3642425, 364284, 364DIG1, 395325, 395500, G06F 1314, G06F 1338, G06F 1520

Patent

active

052147606

ABSTRACT:
A data buffer includes parallel and serial data ports connected to one or more equipment modules that produce output data or respond to input commands. The data buffer also includes a serial control port communicating with a host computer. The data buffer receives and stores output data from the equipment modules via the data ports. The buffer configures each data port to match the data transfer protocol (baud rate, parity checking etc.) of the equipment module to which it is connected in response to input commands transmitted from the host computer via the control port. The host computer may also command the buffer to immediately route incoming data on one data port outward on one or more other selected data or control ports or to store incoming data for later transmission via a selected port in response to an input command. The host computer may additionally command the buffer to periodically transmit a stored data string outward on one or more designated data ports. The data buffer also includes a real time clock producing data indicating current time and date. When the data buffer detects a state change in an input bit at a parallel port, it generates an indicating message including the bit state along with the current time and date and forwards the message to the host computer.

REFERENCES:
patent: 3618037 (1971-11-01), Wollum et al.
patent: 4281315 (1981-07-01), Bauer et al.
patent: 4292669 (1981-09-01), Wollum
patent: 4377843 (1983-03-01), Garringer et al.
patent: 4387425 (1983-06-01), El-Gohary
patent: 4435763 (1984-03-01), Bellay et al.
patent: 4470113 (1984-09-01), Oura
patent: 4628446 (1986-12-01), Hoffner, II
patent: 4630232 (1986-12-01), Loskorn et al.
patent: 4688170 (1987-08-01), Waite et al.
patent: 4817177 (1989-03-01), Shimizu
patent: 4833673 (1989-05-01), Chao et al.
patent: 4837677 (1989-06-01), Burrus, Jr. et al.
patent: 4875208 (1989-10-01), Furuhashi et al.
patent: 4876681 (1989-10-01), Hagiwara et al.
patent: 4878218 (1989-10-01), Takada
patent: 4885632 (1989-12-01), Mabey et al.
patent: 4899306 (1990-01-01), Greer
patent: 4965825 (1990-10-01), Harvey et al.
patent: 4967340 (1990-10-01), Dawes
patent: 4967415 (1990-10-01), Tanagawa: Kouzi
"High Integration LSI for Low Cost Asynchronous Communications" Yeager, et al. 8079 IEEE Electro, vol. 7 (1982) May, New York USA.
"A Universal Process Control Interface" Tavora, et al IEEE 1980 IECI Proceedings, Philadelphia, PA Mar. 17-20, 1980.

Affiliated with

Also associated with

Rating

Adaptable multiple port data buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Adaptable multiple port data buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adaptable multiple port data buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-904721