Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – With pn junction isolation
Reexamination Certificate
2008-06-25
2009-11-10
Pert, Evan (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
With pn junction isolation
C438S414000, C257SE21544, C257SE23079, C257SE23002
Reexamination Certificate
active
07615845
ABSTRACT:
An apparatus that reduces parasitic capacitance in a MEMS device includes a dielectric layer on the surface of a silicon-on-insulator (SOI) substrate, a conductor embedded in the substrate and disposed between the dielectric layer and a buried oxide layer, and surface conductors on the dielectric layer and coupled to ends of the embedded conductor. A boundary region surrounds the embedded conductor and separates an inner region and an outer region of substrate, providing a p-n junction between the boundary region and the outer region of SOI substrate which is reverse biased to electrically isolate the inner region from the outer region of SOI substrate. An amplifier has an input connected to one end of the embedded conductor and an output connected to the inner region of the substrate. The amplifier senses a voltage at the input and produces a voltage that approximates the voltage at the output.
REFERENCES:
patent: 6611168 (2003-08-01), Denison et al.
Edell Shapiro & Finnan LLC
Infineon Technologies SensoNor AS
Pert Evan
LandOfFree
Active shielding of conductors in MEMS devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Active shielding of conductors in MEMS devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active shielding of conductors in MEMS devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4120516