Active selectable digital delay circuit

Details Active selectable digital delay circuit Active selectable digital delay circuit

1992-06-29

1993-05-11

Sikes, William L.

Electrical transmission or interconnection systems

With nonswitching means responsive to external nonelectrical...

Temperature responsive

307355, 307601, 307602, 307605, 307280, 370112, H03K 513, H04J 304

Patent

active

052104508

ABSTRACT:
An active selectable digital delay circuit merges delay elements within a multiplexer to reduce power consumption, area and minimum delay. A current switch forms a basic element of a multiplexer. A group of current switches form an input to the multiplexer and another group of current switches form a control input to the multiplexer, the current switches being in a hierarchical tree configuration. Each input current switch has a resistor between an input voltage and the input to the current switch, the value of the resistor determining the amount of propagation delay between the input and output of the input current switch. With each input having a different resistance value, each input current switch provides a different amount of propagation delay for the input signal so that the delay of the output signal is determined by which input of the multiplexer is selected for output. Multiplexers may be cascaded to extend the selectable delay range between the input and output signals, with each output being input to a plurality of input resistors at the subsequent multiplexer in the cascade.

REFERENCES:
patent: 3050640 (1962-08-01), Dillingham et al.
patent: 3693030 (1967-09-01), Walters
patent: 3862406 (1975-01-01), Brooks
patent: 4016511 (1977-04-01), Ramsey et al.
patent: 4266204 (1981-05-01), Jacoby
patent: 4338532 (1982-07-01), Houghton
patent: 4354266 (1982-10-01), Cooperman et al.
patent: 4367422 (1983-01-01), Leslie
patent: 4458165 (1984-07-01), Jackson
patent: 4641048 (1987-02-01), Pollock
patent: 4645958 (1987-02-01), Suzuki et al.
patent: 4651038 (1987-03-01), Cline et al.
patent: 4686392 (1987-08-01), Lo
patent: 4698657 (1987-10-01), Matsumoto
patent: 4710654 (1987-12-01), Saitoh et al.
patent: 4797585 (1989-01-01), Segawa et al.
patent: 4797586 (1989-01-01), Traa
patent: 4820944 (1989-04-01), Herlein et al.
patent: 4866314 (1989-09-01), Traa
patent: 4885484 (1989-12-01), Gray
patent: 4959565 (1990-09-01), Knecht et al.
patent: 4963767 (1990-10-01), Sinh
patent: 5043610 (1991-08-01), Craddock
patent: 5050167 (1991-09-01), Izadpanah
patent: 5140199 (1992-08-01), Seo
Nilsson; "Electric Circuits"; 1983 pp. 186-188.
IEEE Standard Dictionary of Electrical and Electronic Terms; Jul. 20, 1984; p. 328.
Mattausch et al.; Journal of Solid-State Circuits, vol. 23, #1, Feb. 88.
Basiladze et al.; "A Pulse Former With Controlled Delay In The Nanosecond Range"; May 23, 1979.

Affiliated with

Also associated with

Rating

Active selectable digital delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Active selectable digital delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active selectable digital delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1353373