Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2011-05-03
2011-05-03
Awad, Amr (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S098000, C345S100000, C345S213000
Reexamination Certificate
active
07936329
ABSTRACT:
Disclosed is a display device including display unit, a column driver, a delay control circuit, an output switch control circuit, and a display controller. The display unit includes a plurality of pixel electrodes arranged at intersections between a plurality of data lines and a plurality of scan lines in a matrix form and TFTs. One of a drain and a source of each of the TFTs is connected to a corresponding one of the pixel electrodes. The other one of the drain and the source of each of the TFTs is connected to a corresponding one of the data lines, and a gate of each of the TFTs is connected to a corresponding one of the scan lines. The scan driver supplies a scan signal to each of the scan line in a preset scan cycle. The column driver includes D/A converter circuits for converting video data to gray scale signals, a plurality of buffer amplifiers for sequentially amplifying and outputting the gray scale signals in a preset output cycle, and an output switch circuit including a plurality of switches connected to output terminals of the buffer amplifiers and the data lines, respectively. The delay control circuit controls the scan driver so that the preset scan cycle is delayed from the preset output cycle just by a preset delay time. The output switch control circuit controls the output switch circuit to be kept off during the preset delay time. The display controller controls the video data, scan driver, column driver, delay control circuit, and output switch control circuit, respectively.
REFERENCES:
patent: 6191769 (2001-02-01), Fujiwara et al.
patent: 6407729 (2002-06-01), Moon
patent: 6448836 (2002-09-01), Kokubun et al.
patent: 6946905 (2005-09-01), Kokubun et al.
patent: 7239300 (2007-07-01), Shimizu
patent: 2005/0190127 (2005-09-01), Tomohara
patent: 1534586 (2004-10-01), None
patent: 58-99033 (1983-06-01), None
patent: 58-121831 (1983-07-01), None
patent: 61-214815 (1986-09-01), None
patent: 6-326529 (1994-11-01), None
patent: 9-244590 (1997-09-01), None
patent: 11-95729 (1999-04-01), None
patent: 11-249624 (1999-09-01), None
patent: 2001-22328 (2001-01-01), None
patent: 2003-162263 (2003-06-01), None
patent: 2004-61970 (2004-02-01), None
patent: 2004-318170 (2004-11-01), None
Tomio Chiba, et al. “CMOS Switched-Capacitor Operational Amplifier With Auto-Zero Offset Compensation,” Technical Report, CAS83-82, 1983.
Iriguchi Masao
Tsuchi Hiroshi
Awad Amr
Moorad Waseem
NEC Corporation
Sughrue & Mion, PLLC
LandOfFree
Active matrix type display device and driving method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Active matrix type display device and driving method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active matrix type display device and driving method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2685572