Active delay line

Details Active delay line Active delay line

2006-01-10

2011-11-08

Fan, Chieh M (Department: 2611)

Pulse or digital communications

Equalizers

Automatic

C375S232000, C333S018000, C333S02800T

Reexamination Certificate

active

08054876

ABSTRACT:
A delay line for deployment in an equalizer to insert a delay in a signal received by the delay line employs a plurality of cascaded delay stages where the delay per stage provided by an active unit-gain amplifier in each stage that provides sufficient impedance mismatch between the delay stages without substantial deterioration of the frequency response of the client signal undergoing deterioration of the frequency response of the client signal undergoing delay.

REFERENCES:
patent: 3922596 (1975-11-01), Cave et al.
patent: 4743859 (1988-05-01), Sosin
patent: 5003269 (1991-03-01), Lehnann
patent: 5119365 (1992-06-01), Warner et al.
patent: 5144174 (1992-09-01), Murakami
patent: 5177451 (1993-01-01), Lehnann
patent: 5777529 (1998-07-01), Lowe
patent: 6351191 (2002-02-01), Nair et al.
patent: 6545567 (2003-04-01), Pavan et al.
patent: 6552708 (2003-04-01), Wang et al.
patent: 6617905 (2003-09-01), An et al.
patent: 7158567 (2007-01-01), Wang et al.
patent: 7283586 (2007-10-01), Upton
patent: 7301997 (2007-11-01), Wang et al.
patent: 7505515 (2009-03-01), Choudhary et al.
patent: 2001/0007479 (2001-07-01), Kim
patent: 2004/0012433 (2004-01-01), Kim et al.
patent: 2004/0202027 (2004-10-01), Kuzmenka et al.
patent: 2004/0227554 (2004-11-01), Park
patent: 2005/0008070 (2005-01-01), Wang et al.
patent: 2005/0030884 (2005-02-01), Kim et al.
patent: 2005/0114426 (2005-05-01), Lin et al.
patent: 2005/0114428 (2005-05-01), Mukherjee et al.
patent: 2005/0135475 (2005-06-01), Momtaz et al.
patent: 2005/0220185 (2005-10-01), Dowling
patent: 2006/0097777 (2006-05-01), Reynolds
patent: 2006/0170471 (2006-08-01), Haerle et al.
patent: 2006/0188043 (2006-08-01), Zerbe et al.
patent: 2006/0239390 (2006-10-01), Kim et al.
patent: 2006/0251199 (2006-11-01), Machesney
patent: 209987 (1991-12-01), None
patent: 1445879 (2004-08-01), None
patent: WO 2004/062158 (2004-07-01), None
H.M. Rein and M.Moller, “Design Considerations for Very-High-speed Si-Bipolar IC's Operating up to 50 Gb/s”, Aug. 1996, IEEE.
Vasanth Kakani and Foster F.Dai, Integrated Electronic Equalizer for Dispersion Compensation in 10Gb/s Fiber Networks, Auburn University, Sep. 8-10, 2004.
James Buckwalter and Ali Hajimiri, “An Active Analog Delay and the Delay Reference Loop”, California Institute of Technology, Pasadena, CA 91125, 2004 IEEE.
Wu et al., “Integrated Transversal Equalizers in High-Speed Fiber-Optic Systems”, IEEE Journal of Solid-State Circuits, vol. 38(12), pp. 2131-2137, Dec. 2003.
Lee et al., “MMIC Adaptive Transversal Filtering Using . . . Suitable for High-Speed Lightwave Systems”, IEEE Photonics Technology Letters, vol. 12(2), pp. 196-198, Feb. 2000.
McPherson et al., “A 10 Gb/s Adaptive Equalizer . . . Optical Transmission Systems”, 3 Pages, 2005 OFC Conference Proceedings, Electrical Processing, Mar. 6-11, 2005.
Hazneci et al., “A 49-Gb/s, 7-Tap . . . Backplane Equalization”, IEEE Compound Semiconductor Integrated Circuits Symposium, Monterey, CA, Technical Digest, pp. 101-104, Oct. 2004.
Pelard et al., “Realization of Multigogbit Chanel . . . Cancellation Integrated Circuits”, IEEE Journal of Solid-State Circuits, vol. 39(10), pp. 1659-1670, Oct. 2004.

Affiliated with

Also associated with

Rating

Active delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Active delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active delay line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4299017