Active circuits with load linearization

Details Active circuits with load linearization Active circuits with load linearization

2007-08-21

2011-10-11

Nguyen, Hieu (Department: 2817)

Amplifiers

Hum or noise or distortion bucking introduced into signal...

C330S254000

Reexamination Certificate

active

08035447

ABSTRACT:
Active circuits with active loads linearized via distortion cancellation are described. In one design, an apparatus includes a first stage and a load stage. For an amplifier, the first stage amplifies an input signal and provides an output signal having a larger signal level. For a mixer, the first stage mixes an input signal with an LO signal and provides an output signal. The load stage provides an active load for the first stage and is linearized by canceling distortion generated by the active load. In one design, the load stage includes a first transistor that provides the active load and generates distortion due to its nonlinearity. The load stage further includes at least one transistor that generates a replica of the distortion from the first transistor. The distortion replica is used to cancel the distortion from the first transistor. The first stage may also be linearized with distortion cancellation.

REFERENCES:
patent: 4568885 (1986-02-01), McKenzie et al.
patent: 5606286 (1997-02-01), Bains
patent: 5715532 (1998-02-01), Sagawa et al.
patent: 7078968 (2006-07-01), Gaeta et al.
patent: 7259569 (2007-08-01), Kim
patent: 7282994 (2007-10-01), Gopinathan et al.
patent: 7312660 (2007-12-01), Koh et al.
patent: 7375585 (2008-05-01), Trifonov et al.
patent: 7400198 (2008-07-01), Kim et al.
patent: 2005/0176399 (2005-08-01), Aparin
patent: 2007/0030076 (2007-02-01), Kim et al.
patent: 2007/0229154 (2007-10-01), Kim et al.
patent: 2008/0231362 (2008-09-01), Muthali et al.
patent: 1633041 (2006-03-01), None
patent: 08097644 (1996-04-01), None
patent: WO2007016552 (2007-02-01), None
International Search Report—PCT/US08/073812, International Search Authority—European Patent Office—Jan. 8, 2009.
Takai N et al.: “GAAS mesfet Linearized Transconductor and Active Load with No CMFB” IEICE Transaction Son Fundamentals of Elelectronics, Engineering Sciences Society, Tokyo, JP, vol. E80-A, No. 2, Feb. 1, 1997, pp. 321-326, XP000752164.
Written Opinion—PCT/US08/073812, International Search Authority—European Patent Office—Jan. 8, 2009.
Japanese Office Action, Application No. 2003-563123, Date of communication Sep. 24, 2010, Japanese language.
Japanese Office Action Translation, Application No. 2003-563123, Date of communication Sep. 24, 2010.
Taiwanese Search Report—092101461—TIPO—Apr. 7, 2010.
Yoshiki et al., “OFDM Based Adaptive Modultion Systems with a Multilevel Transmit Power Control for High Bit Rate Transmission,” The Transactions of the Institute of Electronics, Information and Communication Engineers, 2001, vol. J84-B, (Partial translation).

Affiliated with

Also associated with

Rating

Active circuits with load linearization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Active circuits with load linearization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active circuits with load linearization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4281674