Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2005-12-27
2008-10-14
Ho, Hoai V. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185180
Reexamination Certificate
active
07436703
ABSTRACT:
A NAND flash memory device incorporates a unique booster plate design. The booster plate is biased during read and program operations and the coupling to the floating gates in many cases reduces the voltage levels necessary to program and read the charge stored in the gates. The booster plate also shields against unwanted coupling between floating gates. Self boosting, local self boosting, and erase area self boosting modes used with the unique booster plate further improve read/write reliability and accuracy. A more compact and reliable memory device can hence be realized according to the present invention.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5677873 (1997-10-01), Choi et al.
patent: 5715194 (1998-02-01), Hu
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5793677 (1998-08-01), Hu et al.
patent: 5887145 (1999-03-01), Harari et al.
patent: 5969985 (1999-10-01), Tanaka et al.
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 6044013 (2000-03-01), Tanaka et al.
patent: 6044017 (2000-03-01), Lee et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6061270 (2000-05-01), Choi
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6154391 (2000-11-01), Takeuchi et al.
patent: 6222769 (2001-04-01), Maruyama et al.
patent: 6282117 (2001-08-01), Tanaka et al.
patent: 6295227 (2001-09-01), Sakui et al.
patent: 6363010 (2002-03-01), Tanaka et al.
patent: 6455889 (2002-09-01), Sakui
patent: 6456528 (2002-09-01), Chen
patent: 6493265 (2002-12-01), Satoh et al.
patent: 6512262 (2003-01-01), Watanabe
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6545909 (2003-04-01), Tanaka et al.
patent: 6614688 (2003-09-01), Jeong et al.
patent: 6717838 (2004-04-01), Hosoi
patent: 6717861 (2004-04-01), Jeong et al.
patent: 6859394 (2005-02-01), Matsunaga et al.
patent: 6859395 (2005-02-01), Matsunaga et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 6898126 (2005-05-01), Yang et al.
patent: 6930921 (2005-08-01), Matsunaga et al.
patent: 7092294 (2006-08-01), Sato et al.
patent: 2001/0001491 (2001-05-01), Sakui
patent: 2001/0045585 (2001-11-01), Watanabe
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: 2005/0047210 (2005-03-01), Matsunaga et al.
patent: 2005/0157549 (2005-07-01), Mokhlesi et al.
patent: 2005/0174852 (2005-08-01), Hemink
patent: 2005/0226055 (2005-10-01), Guterman
patent: 2006/0092703 (2006-05-01), Chae et al.
patent: 2006/0133149 (2006-06-01), Chae et al.
patent: 2007/0147118 (2007-06-01), Pham et al.
patent: 2007/0236992 (2007-10-01), Oowada
patent: 2007/0236993 (2007-10-01), Oowada
patent: 0 701 259 (1996-03-01), None
Brown et al., Editors, “Nonvolatile Semiconductor Memory Technology, A Comprehensive Guide to Understanding and Using NVSM Devices”, IEEE Press Series on Microelectronic Systems, (1998), 57 pages.
Cho et al., “A Dual Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, 9 pages.
Jung et al., “A 3.3-V Single Power Supply 16-Mb Nonvolatile Virtual DRAM Using a NAND Flash Memory Technology”, IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, 12 pages.
Jung et al., “A 117-mm23.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 10 pages.
Satoh et al., “A Novel Gate-Offset NAND Cell (GOC-NAND) Technology Suitable for High-Density and Low-Voltage Operation Flash Memories”, IEDM Technical Digest, Dec. 1999, 6 pages.
Aritome et al., “Reliability Issues of Flash Memory Cells”, Proceedings of the IEEE, New York, vol. 81, No. 5, May 1, 1993, pp. 776-788.
Choi et al., “A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling Down and Zero Program Disturbance”, 1996 Symposium on VLSI Technology Digest of Technical Papers, 0-7803-3342-X/96/IEEE, 4 pages.
Jung et al., “A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications”, Samsung Electronics Co., Ltd., Kheung, Korea, 1 page.
Kim et al., “Fast Parallel Programming of Multi-Level NAND Flash Memory Cells Using the Booster-Line Technology”, Symposium on VLSI Technology Digest of Technical Papers, 1997, 2 pages.
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, issued in corresponding PCT/US2005/001962, mailed Aug. 16, 2005, 15 pages.
Nozaki et al., “A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application”, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, 5 pages.
Suh et al., “A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme”, IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, 8 pages.
ISA/EPO, Partial International Search Report, mailed in corresponding International Application No. PCT/US2006/005629 on Oct. 10, 2006, 4 pages.
USPTO, Notice of Allowance and Fee(s) Due mailed in related U.S. Appl. No. 11/319,260 (published as 2007/0147118 A1) on Jan. 16, 2007, 11 pages.
ISA/EPO, Notification of Transmittal of the International Search Report and Written Opinion of the International Searching Authority, or the Declaration, mailed in corresponding International Application No. PCT/US2006/005629 on Jan. 24, 2007, 13 pages.
USPTO, Office Action mailed in related U.S. Appl. No. 11/319,260 (published as 2007/0147118 A1) on Apr. 27, 2007, 8 pages.
USPTO, Notice of Allowance mailed in related U.S. Appl. No. 11/319,260 on Apr. 27, 2007, 8 pages.
Fang Hao
Hemink Gerrit Jan
Higashitani Masaaki
Pham Tuan D.
Ho Hoai V.
Lappas Jason
SanDisk Corporation
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Active boosting to minimize capacitive coupling effect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Active boosting to minimize capacitive coupling effect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Active boosting to minimize capacitive coupling effect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4012080