Across-thread out of order instruction dispatch in a...

Details Across-thread out of order instruction dispatch in a... Across-thread out of order instruction dispatch in a...

2007-12-18

2007-12-18

Treat, William M. (Department: 2181)

Electrical computers and digital processing systems: processing

Instruction fetching

Prefetching

C712S214000

Reexamination Certificate

active

10742514

ABSTRACT:
Instruction dispatch in a multithreaded microprocessor such as a graphics processor is not constrained by an order among the threads. Instructions are fetched into an instruction buffer that is configured to store an instruction from each of the threads. A dispatch circuit determines which instructions in the buffer are ready to execute and may issue any ready instruction for execution. An instruction from one thread may be issued prior to an instruction from another thread regardless of which instruction was fetched into the buffer first. Once an instruction from a particular thread has issued, the fetch circuit fills the available buffer location with the following instruction from that thread.

REFERENCES:
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5721855 (1998-02-01), Hinton et al.
patent: 6073159 (2000-06-01), Emer et al.
patent: 6092181 (2000-07-01), Nguyen et al.
patent: 6493741 (2002-12-01), Emer et al.
patent: 6574725 (2003-06-01), Kranich et al.
patent: WO 01/77821 (2001-10-01), None
patent: WO 0177821 (2001-10-01), None
Eggers et al. “Simultaneous multithreading: A platform for next-generation processors” IEEE Micro, Sep./Oct. 1997(vol. 17, No. 5) pp. 12-19.
Tullsen, Dean et al. Institute of Electrical and Electronics Engineers Association for Computing Machinery: “Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor” Proceedings of the 23rd Annual Symposium on Computer Architecture. May 22-24, 1996 Proceedings of the Annual Symposium on Computer Architecture, New York, vol. SYMP. 23, May 22, 1996 pp. 191-202.
Marr et al.Hyper-Threading Technology Architecture and MicroarchitectureIntel Technology Journal Q1, 2002.

Affiliated with

Also associated with

Rating

Across-thread out of order instruction dispatch in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Across-thread out of order instruction dispatch in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Across-thread out of order instruction dispatch in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3878900