Acquisition delay circuit for a PLL reference oscillator

Telecommunications – Receiver or analog modulated signal frequency converter – Signal selection based on frequency

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

455183, 455173, 455192, 3581951, H03B 306

Patent

active

042676029

ABSTRACT:
A delay circuit for enhancing acquisition of a synthesizer PLL subsequent to change in the synthesizer's frequency of operation or a change in the source of tuning voltage applied to a voltage-controllable reference oscillator. A control circuit determines whether the reference oscillator operates in a crystal-controlled or in a voltage-controlled mode. The delay circuit includes a monostable having an output coupled to the control circuit and a trigger input coupled to both an ENTER CHANNEL indicator and a pulse generator. The monostable is triggered, thereby assuring temporary crystal-controlled operation of the reference oscillator, in response to an ENTER CHANNEL indicator or to an output from a pulse generator. The pulse generator is responsive to a change in the source of reference oscillator tuning control voltage from, for example, a manually variable fine tuning potentiometer to an AFC control circuit.

REFERENCES:
patent: 3440544 (1969-04-01), Pampel
patent: 3675146 (1972-07-01), Langham
patent: 3764916 (1973-10-01), Merrell
patent: 3949158 (1976-05-01), Rzeszewski
patent: 4009438 (1977-02-01), Grohmann
patent: 4128849 (1978-12-01), Rhee
patent: 4208741 (1980-08-01), Brun et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Acquisition delay circuit for a PLL reference oscillator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Acquisition delay circuit for a PLL reference oscillator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Acquisition delay circuit for a PLL reference oscillator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2050635

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.