Accurate sampling technique for ADC

Details Accurate sampling technique for ADC Accurate sampling technique for ADC

2006-06-27

2006-06-27

Wamsley, Patrick (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Multiplex

C327S141000, C375S354000

Reexamination Certificate

active

07068195

ABSTRACT:
A time interleaved ADC system includes a delay circuit that has a dynamically adjusted speed to achieve uniformly spaced sampling intervals. The adjustment control circuit monitors the sampling pulses associated with sampling time instant for each ADC, and provides one or more control signals to the delay circuit. In one example, the adjustment control circuit employs a phase detector circuit, an integrator circuit, and a dynamic biasing circuit. In this example, the phase detector circuit evaluates the sampling pulses to generate control signals for the integrator circuit, which generates signals that are utilized by the dynamic biasing circuit to adjust the delays associated with the delay circuit. The relative positions of the sampling pulses are controlled by adjusting the delay in the delay circuit.

REFERENCES:
patent: 5159337 (1992-10-01), Lankreijer
patent: 5454007 (1995-09-01), Dutta
patent: 5541602 (1996-07-01), Opris et al.
patent: 5621408 (1997-04-01), Cake et al.
patent: 5745394 (1998-04-01), Tani
patent: 5821794 (1998-10-01), Nazarian et al.
patent: 5963885 (1999-10-01), Macq
patent: 6108371 (2000-08-01), Fadavi-Ardekani et al.
patent: 6108795 (2000-08-01), Jeddeloh
patent: 6158030 (2000-12-01), Reichle et al.
patent: 6384756 (2002-05-01), Tajiri et al.
patent: 6414612 (2002-07-01), Quesenberry
patent: 6518905 (2003-02-01), Siferd
patent: 6542017 (2003-04-01), Manganaro
patent: 6600438 (2003-07-01), Hilton
patent: 6608581 (2003-08-01), Semenov
patent: 6639956 (2003-10-01), Song
patent: 6798241 (2004-09-01), Bauer et al.
patent: 6882192 (2005-04-01), Gau
patent: 6982664 (2006-01-01), Nairn
National Semiconductor Corporation, “A/D Converter,” web article,Signal News, no month 2004 (2 pages).
National Semiconductor, “ADC08D1000 High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter,” Sep. no date 2004 (31 pages).
Ozan E. Erdogan, et al., “A 12b Digital-Background-Calibrated Algorithmic ADC with -90dB THD,”IEEE, Feb. 17, 1999 (3 pages).
Michael Choi, et al., “A 6b 1.3GSample/s A/D Converter in 0.35pm CMOS,”IEEE, Feb. 6,2001 (3 pages).
Rudy J. Van De Plassche et al., “A High-Speed 7 Bit A/D Converter,”IEEE, Dec. 6, 1979 (6 pgs).
Kevin Kattmann et al., “A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters,”IEEE, Feb. 14, 1991 (2 pgs).
Klaas Bult et al., “An Embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2,”IEEE, Dec. 12, 1997 (9 pgs).
Opris et all, “A Single-Ended 12b 20MSample/s Self-Calibrating Pipeline A/D Converter,”ISSCC, Feb. 6, 1998 (3 pgs).
D. Fu et al., “Digital Background Calibration of a 10b 40MSamples/s Parallel Pipelined ADC,”ISSCC, Feb. 6, 1998 (3 pgs).
K. Dyer et al., “Analog Background Calibration of a 10b 40MSample/s Parallel Pipelined ADC,”IEEE, Feb. 17, 1999 (3 pgs).
William Ellersick et al., “GAD: A 12-GS/s CMOS 4-bit A/D converter for an Equalized Multi-Level Link,”Symposium on VLSI Circuits Digest of Technical Papersno month 1999 (4 pgs).
Jun Ming et al., “An 8b 80MSample/s Pipelined ADC with Background Calibration,”IEEE, Feb. 7, 2000 (3 pgs).
Kouji Sushihara et al., “WP 26.2 A 6b 800MSample/s CMOS A/D Converter,”IEEE, Feb. 9, 2000 (2 pgs).
Krishnaswamy Nagaraj, et al., “A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D Converter in a 0.25-μm Digital CMOS Process,”IEEEDec. 12, 2000 (9 pgs).
Govert Geelen, “A 6b 1.1GSample/s CMOS A/D Converter,”IEEE, Feb. 6, 2001 (3 pgs).
Robert C. Taft et al., “A 100-Ms/s 8-b CMOS Subranging ADC with Sustained Parametric Performance from 3.8 V Down to 2.2 V,”IEEE, Mar. no date 2001 (8 pgs).
Naoki Kurosawa et al., “Explicit Analysis of Channel Mismatch Effects in Time-Interleaved ADC Systems,”IEEE, Mar. no date 2001 (11 pgs).
Peter Scholtens et al., “A 6b 1.6Gsample/s Flash ADC in 0.18 μm CMOS using Averaging Termination,”ISCC, Feb. 5, 2002 (3 pgs).
Ken Poulton et al., “A 4GSample/s 8b ADC in 0.35 μm CMOS,”ISSCC, Feb. 5, 2002 (3 pgs).
Po-Hui Yang et al., “Low-Voltage Pulsewidth Control Loops for SOC Applications,”IEEE, Oct. no date 2002 (4 pgs).
Shafiq M. Jamal et al., “A 10-b 120-Msample/s Time-Interleaved Analog-to-digital Converter with Digital Background Calibration,”IEEE, Dec. 12, 2002 (10 pgs).
Ken Poulton et al., “A 20GS/s 8b ADC with a 1MB Memory in 0.18 μm CMOS,”IEEE, no month 2003 (10 pgs).
Xicheng Jiang et al., “A 2GS/s 6b ADC in 0.18 μm CMOS,”IEEE, Feb. 12, 2003 (10 pgs).
Robert Taft et al., A 1.8V 1.6GS/s 8b Self-Calibrating Folding ADC with 7.26 ENOB at Nyquist Frequency,IEEE, Feb. 17, 2004 (2 pgs).
Robert C. Taft et al., “A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC with 7.26 ENOB at Nyquist Frequency,”IEEE, Dec. 12, 2004 (9 pgs).

Affiliated with

Also associated with

Rating

Accurate sampling technique for ADC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Accurate sampling technique for ADC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accurate sampling technique for ADC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3643281