Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-03-22
2011-03-22
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S125000, C716S126000
Reexamination Certificate
active
07913216
ABSTRACT:
Disclosed is a method of estimating interconnect wire parasitics in integrated circuits which includes obtaining a circuit layout having circuit components placed thereon including source input/output (I/O) pins and sink I/O pins, the circuit layout having a circuit hierarchy, bubbling up of the I/O pins until all I/O pins are on a same level of the circuit hierarchy, and then estimating interconnect segments to be employed in interconnecting at least some circuit components of the placed circuit components of the circuit layout. Also disclosed is a circuit design system and program storage device.
REFERENCES:
patent: 5359534 (1994-10-01), Fujiki et al.
patent: 5473546 (1995-12-01), Filseth
patent: 5544088 (1996-08-01), Aubertine et al.
patent: 5629860 (1997-05-01), Jones et al.
patent: 6072945 (2000-06-01), Aji et al.
patent: 6086238 (2000-07-01), Mehrotra et al.
patent: 6363516 (2002-03-01), Cano et al.
patent: 6463571 (2002-10-01), Morgan
patent: 6487705 (2002-11-01), Roethig et al.
patent: 6526549 (2003-02-01), You
patent: 6622291 (2003-09-01), Ginetti
patent: 6704697 (2004-03-01), Berevoescu et al.
patent: 2006/0143589 (2006-06-01), Horng et al.
patent: 2006/0190898 (2006-08-01), Kanamoto et al.
patent: 2006/0190900 (2006-08-01), Chan et al.
patent: 2009/0288054 (2009-11-01), Okamoto
patent: 2006031542 (2006-02-01), None
Shi et al, “A Fast Hierarchical Algorithm for Three-Dimensional Capacitance Extraction”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 3, pp. 330-336, Mar. 2002.
Chan Yiu-Hing
Rose Ronald Dennis
Zhou Jun
International Business Machines - Corporation
Kik Phallaka
Kinnaman, Jr. William A.
LandOfFree
Accurate parasitics estimation for hierarchical customized... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Accurate parasitics estimation for hierarchical customized..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accurate parasitics estimation for hierarchical customized... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2763556