Accurate cascode bias networks

Details Accurate cascode bias networks Accurate cascode bias networks

2007-08-07

2007-08-07

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

With specific source of supply or bias voltage

Reexamination Certificate

active

11098904

ABSTRACT:
Bias networks are provided for accurate generation of biases of cascode transistor arrangements. Network embodiments generate a voltage that accurately biases the transistor of a cascode arrangement at a selected point in its saturation region and this voltage is accurately transferred to the drain of a transistor via the gate-to-source voltage drops of a pair of gate-coupled transistors.

REFERENCES:
patent: 4550284 (1985-10-01), Sooch
patent: 4583037 (1986-04-01), Sooch
patent: 5287068 (1994-02-01), Olmstead et al.
patent: 5486781 (1996-01-01), Im
patent: 5525927 (1996-06-01), Yung et al.
patent: 5834967 (1998-11-01), Kuroda et al.
patent: 5867067 (1999-02-01), Moriarty
patent: 5959446 (1999-09-01), Kuckreja
patent: 5990729 (1999-11-01), Kozuka et al.
patent: 6169456 (2001-01-01), Pauls
patent: 6466083 (2002-10-01), Barnes
patent: 6680605 (2004-01-01), Chen et al.
patent: 7023281 (2006-04-01), Ali
Gray, Paul R., et al., “Analysis and Design of Analog Integrated Circuits”, fourth edition, 2001, John Wiley & Sons, New York, pp. 266-273.
Razavi, Behzad, “Design of Analog CMOS Integrated Circuits”, 2001, McGraw-Hill, Boston, pp. 139-145.

Affiliated with

Also associated with

Rating

Accurate cascode bias networks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Accurate cascode bias networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accurate cascode bias networks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3851712