Electrical computers and digital processing systems: processing – Instruction fetching – Prefetching
Reexamination Certificate
2011-04-12
2011-04-12
Petranek, Jacob (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction fetching
Prefetching
C711S137000
Reexamination Certificate
active
07925865
ABSTRACT:
In the described embodiments, a method for prefetching data and/or instructions may include generating control flow information for each retired branch instruction. A correlation table may be maintained based on the generated control flow information and cache miss addresses for each retired instruction that incurs one or more cache misses. Each correlation table entry may correspond to an index, and may contain a tag and a correlation list. The correlation list may consist of a specified number of cache miss addresses that most frequently follow the cache miss address for the index. A prefetch operation may be performed for each cache miss based on the contents of the correlation table entry corresponding to the index. The index may generated using a combination of bits of a given cache miss address and one or more bits of the program control flow information for the given cache miss address.
REFERENCES:
patent: 5367656 (1994-11-01), Ryan
patent: 6134633 (2000-10-01), Jacobs
patent: 6157993 (2000-12-01), Lewchuk
patent: 6212603 (2001-04-01), McInerney et al.
patent: 6321301 (2001-11-01), Lin et al.
patent: 6490658 (2002-12-01), Ahmed et al.
patent: 6571318 (2003-05-01), Sander et al.
patent: 6718454 (2004-04-01), Ebner et al.
patent: 6925534 (2005-08-01), David
patent: 6951015 (2005-09-01), Thompson
patent: 7055023 (2006-05-01), Tago et al.
patent: 7238218 (2007-07-01), Hepner et al.
patent: 7240161 (2007-07-01), Boyle
patent: 7346680 (2008-03-01), Illikkal et al.
patent: 7383402 (2008-06-01), Kalogeropulos et al.
patent: 7702857 (2010-04-01), Gill et al.
patent: 2003/0196046 (2003-10-01), Abdallah et al.
patent: 2008/0112409 (2008-05-01), Illikkal et al.
TCP: Tag Correlating Prefetchers, by Zhigang Hu of IBM Corp.; Margaret Martonosi of Princeton University; and Stefanos Kaxiras of Agere Systems, High-Performance Computer Architecture, 2003, HPCA-9 2003 Proceedings, The Ninth Intern Symposium, Feb. 8-12, 2003, 11 pages.
Nesbit, K. J., & Smith, J. E. (2005). Data Cache Prefetching Using a Global History Buffer. Ieee Micro, 25(1), 90-97.
Song, Hui, Cao, Guohong. “Cache-miss-initiated prefetch in mobile environments” Dept. of Computer Science and Engineering, Penn State, Nov. 2004.
G. Hariprakash, R. Achutharaman, Amos R. Omondi, “DSTRIDE: Data-Cache Miss-Address-Based Stride Prefetching Scheme for Multimedia Processors,” austcsac, pp. 62, 6th Australasian Computer Systems Architecture Conference (AustCSAC'01), 2001.
Lai, An-Chow, Fide, Cem, Falsafi, Babak. “Dead-block prediction and dead-block correlating prefetchers” Proceedings of the International Symposium on Computer Architecture, 2001, p. 144-154 Göteborg, Sweden, 2001.
Ramos, et al.; “Data prefetching in a cache hierarchy with high bandwidth and capacity”; MEDEA/PACT 2006; Sep. 16-20, 2006; Seattle, WA; vol. 35, No. 4; Sep. 2007; 8 pages.
Solihin, et al.; “Prefetching in an Intelligent Memory Architecture Using a Helper Thread”; Proceedings of Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC-5); Dec. 2001; 8 pages.
Chou Yuan C.
Watanabe Yasuko
Oracle America Inc.
Park Vaughan Fleming & Dowler LLP
Petranek Jacob
LandOfFree
Accuracy of correlation prefetching via block correlation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Accuracy of correlation prefetching via block correlation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accuracy of correlation prefetching via block correlation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2621984