Access privilege-checking apparatus and method

Details Access privilege-checking apparatus and method Access privilege-checking apparatus and method

1991-02-28

1992-08-18

Popek, Joseph A.

Boots, shoes, and leggings

364DIG1, 3642469, 3649694, G06F 1318, G06F 1214

Patent

active

051406845

ABSTRACT:
The data processor related to the invention accesses memory with an address value which is expressed by signed binary notation expressed by twos compliment, is so constructed that the negative address value having maximum absolute value and the positive address value having the same are not wrapped around each other, is provided with hardware which signed extends the address values expressed by relatively small bit number, and is so constructed that the user area and the supervisor area are separated from each other in accordance with the positiveness and the negativeness of address value, so that the positive and negative address space are allowed to optionally be extended in the direction of the greater absolute value without being split, and extending process of address value is easy, furthermore, the user area and the supervisor area can be judged merely by means of the signed bit denoting either the positiveness or the negativeness, to thereby violation of the access right in the supervisor area under the user mode being able to easily be detected.

REFERENCES:
patent: 3644901 (1972-02-01), Zingg
patent: 3806882 (1974-04-01), Clarke
patent: 4087856 (1978-05-01), Attanasio
patent: 4104721 (1978-08-01), Markstein et al.
patent: 4177510 (1979-12-01), Appell et al.
patent: 4293910 (1981-10-01), Flusche et al.
patent: 4366537 (1982-12-01), Heller et al.
patent: 4403284 (1983-09-01), Sacarisen et al.
patent: 4430705 (1984-02-01), Cannavino et al.
patent: 4442484 (1984-04-01), Childs, Jr. et al.
patent: 4493034 (1985-01-01), Angelle et al.
patent: 4545016 (1985-10-01), Berger
patent: 4558176 (1985-12-01), Arnold et al.
patent: 4581702 (1986-04-01), Saroka et al.
patent: 4621321 (1986-11-01), Boebert et al.
patent: 4779187 (1988-10-01), Letwin
patent: 4797853 (1989-01-01), Savage et al.
patent: 4805097 (1989-02-01), De Sanna
patent: 4809160 (1989-02-01), Mahon et al.
patent: 4924427 (1990-05-01), Savage et al.
Ken Sakamura, "Trom VLSI CPU: Concepts and Architecture," Tron Project, 1987, pp. 199-238.
Intel Advance Inf. 8036 . . . Intel Corp '85.

Affiliated with

Also associated with

Rating

Access privilege-checking apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Access privilege-checking apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Access privilege-checking apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1255412