Accelerating video data decoding

Details Accelerating video data decoding Accelerating video data decoding

2011-05-03

2011-05-03

Dang, Duy M (Department: 2624)

Image analysis

Image compression or coding

Including details of decompression

C375S240250

Reexamination Certificate

active

07936933

ABSTRACT:
Accelerating video data decoding is described. In one aspect, hardware accelerated video decoding operations are configured to decode source video data in a first encoded data format. During video data processing operations, the source video data is evaluated to detect any change in the encoding format. Responsive to detecting a change in the source video data encoding, wherein the changed encoding is at least partially incompatible with the first encoded data format, the hardware accelerated video decoding operations are dynamically reconfigured. The reconfigured decoding operations decode the source video data content based on the changed encoded data format.

REFERENCES:
patent: 5831688 (1998-11-01), Yamada et al.
patent: 6072543 (2000-06-01), Kim
patent: 6081295 (2000-06-01), Adolph et al.
patent: 6275589 (2001-08-01), Spille
patent: 6295319 (2001-09-01), Sueyoshi et al.
patent: 6344808 (2002-02-01), Taruki et al.
patent: 6959042 (2005-10-01), Liu et al.
patent: 6959116 (2005-10-01), Sezer et al.
patent: 2001/0046260 (2001-11-01), Molloy
patent: 2002/0067369 (2002-06-01), Sullivan
patent: 2005/0174269 (2005-08-01), Sherigar et al.
patent: 0957639 (1999-11-01), None
patent: WO0203705 (2002-01-01), None
Nadehara et al. (“Real-time software MPEG-1 video decoder design for low-cost, low-power applications,” Workshop on VLSI Signal Processing, IX, 1996, IEEE, pp. 438-447, Published on Nov. 1, 1996.
Froidevaux et al. “MPEG1 and MPEG2 system layer implementation trade-off between micro coded and FSM architecture,” Proceedings of International Conference on Consumer Electronics, 1995, IEEE pp. 250-251, Published on Jun. 9, 1995.
Froidevaux, M. et al., “MPEG1 and MPEG2 system layer implementation trade-off between microcoded and FSM architecture”, in Proceedings of International Conference on Consumer Electronics, 1995, retrieved at <<http://ieeexplore.ieee.org/xpl/abs—free.jsp?arNumber=517974>>, printed Jan. 12, 2006, 3 page.
Kerkhof, et al., MPEG1 and MPEG2 Audio Coding Algorithms and Implementation, 1994 Conference on Consumer Electronics, 1994, retrieved at <<http://www.csa.com/partners/viewrecord.php?requester=gs&collection=TRD&recid=0151114CI&recid=0151114EA>>, pp. 236-237.
Kim, Seonjoo et al., “Real Time MPEG1 Audio Encoder and Decoder Implemented on a 16-bit Fixed Point DSP”, pp. 900-904. available at <<http://www.mp3-tech.org/programmer/docs/211mfi.pdf>> as early as Feb. 6, 2005.
Nadehara, K. et al., “Real-time software MPEG-1 video decoder design for low-cost, low-power applications”, VLSI Signal Processing, IX, 1996., [Workshop on] <<http://ieeexplore.ieee.org/xpl/abs—free.jsp?arNumber=558376>>, printed Jan. 12, 2006, 1 page.

Affiliated with

Also associated with

Rating

Accelerating video data decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Accelerating video data decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accelerating video data decoding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2698869