Accelerated graphics port read transaction merging

Details Accelerated graphics port read transaction merging Accelerated graphics port read transaction merging

1997-09-30

1999-11-16

Tung, Kee M.

Computer graphics processing and selective visual display system

Computer graphic processing system

Interface

345520, 710128, 710129, G06F 1314

Patent

active

059866772

ABSTRACT:
A computer system having a core logic chipset that functions as a bridge between an Accelerated Graphics Port ("AGP") bus device such as an AGP graphics controller, and a host processor and computer system memory wherein AGP transaction read requests are merged from the AGP graphics controller and retired when these requests are within a cacheline of the memory being accessed. The core logic chipset will request a memory cacheline read as it begins processing a current AGP transaction read request. Once the memory read access is initiated, the transaction read request will be popped off an AGP request queue in order to evaluate the next in order transaction request. If the next request can be partially or completely retired by the memory read access previously started, then the memory access that would have been normally required may be skipped and the data from the previous memory read access is used instead. This AGP read transaction merging may continue until the next in order transaction read request is located in a different cacheline of memory or the original memory request is ready to return data. A memory data buffer may also be utilized to store unused quadwords of the cacheline read from a memory access so that some subsequent AGP transaction requests may be retired without having to access a previously read cacheline of memory.

REFERENCES:
patent: 5479627 (1995-12-01), Khalidi et al.
patent: 5664161 (1997-09-01), Fukushima et al.
patent: 5740381 (1998-04-01), Yen
patent: 5802568 (1998-09-01), Csoppenszky
patent: 5812789 (1998-09-01), Diaz et al.
patent: 5835962 (1998-11-01), Chang et al.
patent: 5892964 (1999-04-01), Horan et al.
HalfHill, "Unclogging the PC Bottlenecks", BYTE Sep. '97, vol. 22, No. 9.
Yong, "AGP Speeds 3D Graphics" MicroProcessor Report, Jun. 17, 1996.
Brummer, "PCI-to-AGP Move Boosts 3-D Graphics" Electronic Engineering Times, 1997, n952, p. 84.

Affiliated with

Also associated with

Rating

Accelerated graphics port read transaction merging does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Accelerated graphics port read transaction merging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accelerated graphics port read transaction merging will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1330594