Computer graphics processing and selective visual display system – Computer graphic processing system
Patent
1997-09-30
1999-08-10
Chauhan, U.
Computer graphics processing and selective visual display system
Computer graphic processing system
345516, 345512, 395280, 395309, 395874, G06F 1500, G06F 1206
Patent
active
059366400
ABSTRACT:
A computer system having a core logic chipset that functions as a bridge between an Accelerated Graphics Port ("AGP") bus device such as a graphics controller, and a host processor and computer system memory wherein a Graphics Address Remapping Table ("GART table") is used by the core logic chipset to remap virtual memory addresses used by the AGP graphics controller into physical memory addresses that reside in the computer system memory. The GART table enables the AGP graphics controller to work in contiguous virtual memory address space, but actually use non-contiguous blocks or pages of physical system memory to store textures, command lists and the like. A plurality of AGP memory-mapped status and control registers are stored in the computer system memory, and are used for status and control of AGP functions in the computer system.
REFERENCES:
patent: 5479627 (1995-12-01), Khalidr et al.
patent: 5664161 (1997-09-01), Fukushima et al.
patent: 5740381 (1998-04-01), Yen
patent: 5802568 (1998-09-01), Csoppenszky
patent: 5812789 (1998-09-01), Diaz et al.
patent: 5835962 (1998-11-01), Chang et al.
Brummer, Robert, "PCI-to-AGP Move Boosts 3-D Graphics", Electronic Engineering Times, May 5, 1997, n952, p. 84.
Yao, Yong, "AGP Speeds 3D Graphics", Microprocessor Report, Jun. 17, 1996, v10, n8, p11(5).
Halfhill, Tom, "Unclogging the PC Bottlenecks", BYTE, Sep. 1997, vol. 22, No. 9, p. 80NA1.
Accelerated Graphics Port Interface Specification, Revision 1.0, Intel Corporation, Jul. 31, 1996.
HalfHill, "Unclogging The PC Bottlenecks", BYTE Sep. '97, vol. 22, No. 9.
Yong, "AGP Speeds 3D Graphics" Microprocessor Report, Jun. 17, 1996.
Brummer, "PCI-To-AGP Move Boosts 3-D Graphics" Electronic Engineering Times, 1997, n952, p. 84.
Elliott Robert C.
Horan Ronald T.
Jones Phillip M.
Lester Robert Allan
Santos Gregory N.
Chauhan U.
Chichester Ronald L.
Compaq Computer Corporation
Katz Paul N.
LandOfFree
Accelerated graphics port memory mapped status and control regis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Accelerated graphics port memory mapped status and control regis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accelerated graphics port memory mapped status and control regis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1124908