Boots – shoes – and leggings
Patent
1987-05-15
1990-08-28
Zache, Raulfe B.
Boots, shoes, and leggings
3642702, 3642703, 3642709, 36424341, G06F 104, G06F 1300
Patent
active
049530771
ABSTRACT:
A data processing system having a first logical device capable of sending and receiving clocked electronic data and a second logical device connected to the first logical device, the second logical device also being capable of sending and receiving clocked electronic data. A controller is connected to the first and second logical devices for controlling data transfer therebetween. The controller includes a clock edge generator and gating logic connected thereto for allowing the first logical device to accept data and the second logical device to send data during a time interval of an odd number of clock edges.
REFERENCES:
patent: 4084234 (1978-04-01), Calle et al.
patent: 4169284 (1979-09-01), Hogan
patent: 4191998 (1980-03-01), Carmody
patent: 4437155 (1984-03-01), Sawyer et al.
patent: 4439829 (1984-03-01), Tsiang
patent: 4463424 (1984-07-01), Mattson et al.
patent: 4713751 (1987-12-01), Datton et al.
Pitkowsky et al. "Data Processing System Clock Control" IBM Tech. Discl. Bull., vol. 7, No. 9, Feb. 1965, pp. 754-755.
Maholick, A. "Ternary Logic Memory Elements" IBM Tech. Disc. Bull., vol. 26, no. 3A, Aug. 1983, pp. 1196-1197.
Alvarez, II Manuel J.
Jackson, Jr. Earl W.
International Business Machines - Corporation
Levy Mark
Mohamed Ayni
Romney David S.
Zache Raulfe B.
LandOfFree
Accelerated data transfer mechanism using modified clock cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Accelerated data transfer mechanism using modified clock cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accelerated data transfer mechanism using modified clock cycle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1594032