Boots – shoes – and leggings
Patent
1989-02-09
1990-08-28
Shaw, Dale M.
Boots, shoes, and leggings
G06F 738
Patent
active
049531158
ABSTRACT:
An absolute value calculating circuit for producing an absolute value of the difference between first and second numerical values. The circuit includes a first inverter for inverting the first numerical value, a first adder for adding the inverted first numerical value and the second numerical value, and a second inverter for inverting the output of the first adder. The circiuit further includes a second adder for adding 1 to the output of the adder and a selector for selecting and outputting, as the absolute value of the difference between the first and second numerical values, either the inverted output of the first adder or the output of the second adder in accordance with a sign of the output of the first adder.
REFERENCES:
patent: 4075704 (1978-02-01), O'Leary
patent: 4153939 (1979-05-01), Kudou
patent: 4218751 (1980-08-01), McManigal
patent: 4644490 (1987-02-01), Kobayashi et al.
patent: 4807172 (1989-02-01), Nukiyama
patent: 4841467 (1989-06-01), Ho et al.
patent: 4849921 (1989-07-01), Yasumoto et al.
Elliott, J. E., "Increment-Decrement Logic" IBM Technical Disclosure Bulletin vol. 11 #3 pp. 297-298 Aug. 1968.
"A Realtime Microprogrammable Video Signal LSI" by Yamashina et al; IEEE International Solid-State Circuits Conference, Feb. 26, 1987.
NEC Corporation
Shaw Dale M.
LandOfFree
Absolute value calculating circuit having a single adder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Absolute value calculating circuit having a single adder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Absolute value calculating circuit having a single adder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1594639