Facsimile and static presentation processing – Facsimile – Recording apparatus
Patent
1985-03-29
1988-02-23
Cardillo, Raymond F.
Facsimile and static presentation processing
Facsimile
Recording apparatus
358343, 358341, 358319, 358148, 360 351, H04N 506, H04N 584
Patent
active
047274328
ABSTRACT:
A timing signal generator for use in a system reproducing video format signals such as a video disc player, the timing signals being used to control a still-with-sound (SWS) processor operating with the video disc player. The timing signal generator includes a synchronizing signal separator circuit for extracting the vertical and composite synchronizing signals from the reproduced video signal. The extracted vertical synchronizing signal is input to a phase-locked loop which produces a system clock synchronized to the vertical synchronizing signal. A horizontal synchronizing circuit receives the system clock signal and the composite synchronizing signal to produce a timing signal in phase with the system clock within the horizontal period. A vertical synchronizing circuit receives the extracted vertical synchronizing signal and the output of the horizontal synchronizing circuit to produce a timing signal synchronous with the system clock within the vertical period. A timing signal generating circuit produces timing signals for the SWS processor from the timing signals produced by the horizontal and vertical synchronizing circuits. In addition, a synchronous lock detecting circuit connected to a suitable display, produces signals indicating synchronism of the extracted vertical synchronizing signals with the timing signal produced by the vertical synchronizing circuit of the timing signal generator.
REFERENCES:
patent: 3908080 (1975-09-01), Broadbent
patent: 3909512 (1975-09-01), Omori et al.
patent: 4065794 (1977-12-01), Shutterly
patent: 4165524 (1979-08-01), Ninomiya
patent: 4426661 (1984-01-01), Okada et al.
patent: 4543614 (1985-09-01), Chen
patent: 4583131 (1986-04-01), Dakin
patent: 4613827 (1986-09-01), Takamori et al.
patent: 4665437 (1987-05-01), Nicholson
Cardillo Raymond F.
Pioneer Electronic Corporation
Weinhardt Robert A.
LandOfFree
A VDP timing signal generator producing clock signals in phase w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with A VDP timing signal generator producing clock signals in phase w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A VDP timing signal generator producing clock signals in phase w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-605677