Coded data generation or conversion – Converter calibration or testing
Patent
1995-05-30
1997-08-26
Gaffin, Jeffrey A.
Coded data generation or conversion
Converter calibration or testing
341156, 341158, 341159, H03M 110
Patent
active
056614810
ABSTRACT:
An A/D converter and a method of testing the same. Resistors R1 to Rn are connected in series between power-supply terminals receiving a high potential and a low potential, respectively. The potentials at the nodes of the resistors R1 to Rn are input to voltage comparators C1 to Cn-1, respectively. Each comparator compares the input potential with an input signal Vin. The output signals of comparator is supplied to an encoder. The encoder converts the input signals into a digital signal. A test terminal is connected to one of the nodes of the resistors R1 to Rn. Either the high potential at the terminal or the low potential at the terminal is applied to the test terminal to test the A/D converter.
REFERENCES:
patent: 4903028 (1990-02-01), Fukushima
patent: 5124704 (1992-06-01), Kase et al.
patent: 5182560 (1993-01-01), Shiwaku
Data Book, Analog Devices Co., May 1988, AD9002, pp. 11-297 to 11-302 (translation was not provided) (the reference is in Japanese).
Gaffin Jeffrey A.
Huynh Thuy-Trang N.
Kabushiki Kaisha Toshiba
LandOfFree
A/D converter using resistor ladder network and method of testin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with A/D converter using resistor ladder network and method of testin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A/D converter using resistor ladder network and method of testin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1991194