A/D converter having a reduced response time and reduced power c

Details A/D converter having a reduced response time and reduced power c A/D converter having a reduced response time and reduced power c

1996-03-15

1998-04-07

Gaffin, Jeffrey A.

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341156, 341164, 341165, H03M 140

Patent

active

057369534

ABSTRACT:
An A/D converter includes a three-state comparator for detecting a higher state, a lower state and a equal state of a sampled analog signal with respect to a sequence of reference signals which are supplied from a counter or register after D/A conversion. After the equal state is detected, the D/A converter and the three-state comparator are stopped for power saving. The A/D converter further includes a frame memory and a control section which provide the counter or register with an initial code for each conversion cycle based on the last code of the previous conversion cycle constituting the previous digital output of the A/D converter. The A/D converter well follows the sequential change of the input level between the conversion cycles.

REFERENCES:
patent: 3937897 (1976-02-01), Song
patent: 4097753 (1978-06-01), Cook et al.
patent: 5122800 (1992-06-01), Philipp
patent: 5543795 (1996-08-01), Fernald
High-Accuracy A/D Converters, Chapter 7.5, pp. 280-287.

Affiliated with

Also associated with

Rating

A/D converter having a reduced response time and reduced power c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with A/D converter having a reduced response time and reduced power c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A/D converter having a reduced response time and reduced power c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-16883