Boots – shoes – and leggings
Patent
1993-05-06
1996-01-16
Swann, Tod R.
Boots, shoes, and leggings
395436, 395445, 39542109, 3642388, 3642387, 36424341, 3642444, 3642513, 3649264, 3649642, 364DIG1, 364DIG2, 365 73, 365 77, 365 78, 365183, 365240, G06F 1200, G06F 1300
Patent
active
054855977
ABSTRACT:
A memory device for storing analog or multilevel data which is easy to produce and of a small scale. The memory device according to the present invention circulates data between a plurality of linear CCD arrays which store data as electrical charges, allows high speed memory access by reading and writing data through cache memory which stores row addresses corresponding to CCD arrays, and includes an address register for registering the address of cache memory data.
REFERENCES:
patent: 4165539 (1979-08-01), Aichelmann, Jr.
patent: 4322635 (1982-03-01), Redwine
patent: 4375678 (1983-03-01), Krebs, Jr.
patent: 4388701 (1983-06-01), Aichelmann, Jr. et al.
patent: 4725748 (1988-02-01), Hayes et al.
patent: 5168463 (1992-12-01), Ikeda et al.
patent: 5317540 (1994-05-01), Furuyama
Asta Frank J.
Swann Tod R.
Yozan Inc.
LandOfFree
A CCD array memory device achieving high speed accessing by writ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with A CCD array memory device achieving high speed accessing by writ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A CCD array memory device achieving high speed accessing by writ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316818