3-D rendering texture caching scheme

Details 3-D rendering texture caching scheme 3-D rendering texture caching scheme

2006-05-23

2006-05-23

Nguyen, Kimbinh T. (Department: 2671)

Computer graphics processing and selective visual display system

Computer graphics processing

Attributes

C345S552000, C345S557000, C345S558000, C345S535000, C345S564000, C345S565000

Reexamination Certificate

active

07050063

ABSTRACT:
A 3D rendering texture caching scheme that minimizes external bandwidth requirements for texture and increases the rate at which textured pixels are available. The texture caching scheme efficiently pre-fetches data at the main memory access granularity and stores it in cache memory. The data in the main memory and texture cache memory is organized in a manner to achieve large reuse of texels with a minimum of cache memory to minimize cache misses. The texture main memory stores a two dimensional array of texels, each texel having an address and one of N identifiers. The texture cache memory has addresses partitioned into N banks, each bank containing texels transferred from the main memory that have the corresponding identifier. A cache controller determines which texels need to be transferred from the texture main memory to the texture cache memory and which texels are currently in the cache using a least most recently used algorithm. By labeling the texture map blocks (double quad words), a partitioning scheme is developed which allow the cache controller structure to be very modular and easily realized. The texture cache arbiter is used for scheduling and controlling the actual transfer of texels from the texture main memory into the texture cache memory and controlling the outputting of texels for each pixel to an interpolating filter from the cache memory.

REFERENCES:
patent: 4727365 (1988-02-01), Bunker et al.
patent: 5179638 (1993-01-01), Dawson et al.
patent: 5185856 (1993-02-01), Alcorn et al.
patent: 5493644 (1996-02-01), Thayer et al.
patent: 5548709 (1996-08-01), Hannah et al.
patent: 5596686 (1997-01-01), Duluk, Jr.
patent: 5598517 (1997-01-01), Watkins
patent: 5675773 (1997-10-01), Devic
patent: 5790130 (1998-08-01), Gannett
patent: 5809280 (1998-09-01), Chard et al.
patent: 5831640 (1998-11-01), Wang et al.
patent: 6236405 (2001-05-01), Schilling et al.
patent: 6300953 (2001-10-01), Rivard et al.
Blow, “Implementing a Texture Caching System”, Game Developer, http://www.gdmag.com, Apr. 1998 “The Virtual Texture Engine”, 3Dlabs Inc. Ltd., Issue 1, pp. 1-6, 1999.
Hakura, et al., “The Design and Analysis of a Cache Architecture for Texture Mapping”, Computer Systems Laboratory, Stanford University, Stanford, CA 94305, pp. 1-13.

Affiliated with

Also associated with

Rating

3-D rendering texture caching scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with 3-D rendering texture caching scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 3-D rendering texture caching scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3576923