Boots – shoes – and leggings
Patent
1987-11-04
1989-12-05
Pellinen, A. D.
Boots, shoes, and leggings
340747, 340732, G06F 15626
Patent
active
048857033
ABSTRACT:
A graphic processing system for representing three-dimensional objects on a monitor which uses a pipeline of polygon processors coupled in series. The three-dimensional objects are converted into a group of two-dimensional polygons. These polygons are then sorted to put them in scan line order, with each polygon having its position determined by the first scan line on which it appears. Before each scan line is processed, the descriptions of the polygons beginning on that scan line are sent into a pipeline of polygon processors. Each polygon processor accepts one of the polygon descriptions and stores it for comparison to the pixels of that scan line which are subsequently sent along the polygon processor pipeline. For each new scan line, polygons which are no longer covered are eliminated and new polygons are entered into the pipe. After each scan line is processed, the pixels can be sent directly to the CRT or can be stored in a frame buffer for later accessing. Two polygon processor pipelines can be arranged in parallel to process two halves of a display screen, with one pipeline being loaded while the other is processing. A frame buffer and frame buffer controller are provided for overflow conditions where two passes through the polygon pipeline are needed. A unique clipping algorithm forms a guardband space around a viewing space and clips only polygons intersecting both shells. Extra areas processed are simply not displayed.
REFERENCES:
patent: 3684876 (1972-08-01), Sutherland
patent: 3732557 (1973-05-01), Evans et al.
patent: 3763365 (1973-10-01), Seitz
patent: 3816726 (1974-06-01), Sutherland et al.
patent: 3889107 (1975-06-01), Sutherland
patent: 4283765 (1981-08-01), Rieger
patent: 4291380 (1981-09-01), Rohner
patent: 4343037 (1982-08-01), Bolton
patent: 4371872 (1983-02-01), Rossman
patent: 4380046 (1983-04-01), Fung
patent: 4412296 (1983-10-01), Taylor
patent: 4458330 (1984-07-01), Imsand et al.
patent: 4492956 (1985-01-01), Collmeyer et al.
patent: 4550315 (1985-10-01), Bass et al.
patent: 4570181 (1986-02-01), Yamamura
patent: 4570233 (1986-02-01), Yan et al.
patent: 4586038 (1986-04-01), Sims et al.
patent: 4646075 (1987-02-01), Andrews et al.
patent: 4658247 (1987-04-01), Gharachorloo
patent: 4697178 (1987-09-01), Heckel
patent: 4709231 (1987-11-01), Sakaibara et al.
patent: 4730261 (1988-03-01), Smith
patent: 4736200 (1988-04-01), Ounuma
patent: 4737921 (1988-04-01), Goldwasser et al.
"High Speed Image Rasterization Using Scan Line Access Memories", Demetrescu, 1985 Chapel Hill Conference on Very Large Scale Integration 35 (H. Fuchs ed, 1985).
"Super Buffer: A Systolic VLSI Graphics Engine for Real Time Raster Image Generation", Gharachorloo & Pottle, 1985 Chapel Hill Conference on Very Large Scale Integration 35 (H. Fuchs ed, 1985).
"Pixel-Planes: Building a VLSI-Based Graphics System", Foulton et al., 1985 Chapel Hill Conference on Very Large Scale Integration 35 (H. Fuchs ed, 1985).
"Reentrant Polygon Clipping", Sutherland & Hodgman, Communications of the ACM, Jan. 1974, vol. 17.
"An Analysis and Algorithm for Polygon Clipping", Liang & Barsky, Research Contributions, Robert Haralick, Editor, 1983 ACM.
"A VLSI Approach to Computer Image Generation", Cohen & Demetrescu, presented at the First Interservice/Industry Training Equipment Conference, Orlando, Fla., Nov. 28, 1979.
Carroll David H.
Colwell Robert C.
Haughey Paul C.
Pellinen A. D.
Schlumberger Systems, Inc.
LandOfFree
3-D graphics display system using triangle processor pipeline does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with 3-D graphics display system using triangle processor pipeline, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 3-D graphics display system using triangle processor pipeline will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2038597