Communications: electrical – Systems – Synchronous distributor at transmitter and receiver
Patent
1998-10-28
2000-12-26
Hofsass, Jeffery A.
Communications: electrical
Systems
Synchronous distributor at transmitter and receiver
340316, 340539, 455127, G08B 2300
Patent
active
06166622&
ABSTRACT:
A communication circuit is designed with a processing circuit (11) coupled to receive a plurality of first control signals (402, 408) from a source external to the communication circuit. The processing circuit produces a second control signal (432, 434) and a second power control (422, 436) signal during each of a plurality of predetermined time periods. The second power control signal is determined by a corresponding first control signal from said plurality of first control signals. The second power control signal is produced proximate the second control signal. A serial circuit is coupled to receive the second control signal and the second power control signal during a respective predetermined time period. The serial circuit produces the second control signal proximate the second power control signal.
REFERENCES:
patent: 5056109 (1991-10-01), Gilhousen et al.
patent: 5602834 (1997-02-01), Dean et al.
patent: 5640414 (1997-06-01), Blakeney, II et al.
patent: 5655220 (1997-08-01), Weiland et al.
patent: 5715236 (1998-02-01), Gilhousen et al.
patent: 5815798 (1998-09-01), Bhagalia et al.
patent: 5870393 (1999-02-01), Yano et al.
patent: 5915216 (1999-09-01), Lysejko
patent: 5956649 (1999-09-01), Mitra et al.
patent: 5999816 (1999-12-01), Tiedemann, Jr. et al.
"Performance of Pilot Symbol-Assisted Coherent RAKE Receiver Using Weighted Multi-Slot Averaging for DS-CDMA Mobile Radio," Andoh, et al., Technical Report of IEICE, Aug. 1997, pp. 1-21 (English and Japanese).
"Experimental Performance of Coherent RAKE Receiver Using Weighted Multi-Slot Averaging Pilot Symbol Assisted Channel Estimation for DS-CDMA," Andoh, et. al., Proceedings of IEICE, 1998, pp. 1-6 (English and Japanese).
"Flexible Power Allocation for Downlink DPCCH Fields", Tdoc SMG2 UMTS-L1 168/98, Nokia, '98, 9 sheets.
"DS-CDMA Pilot and Data Symbol-Assisted Coherent Multistage Interference Canceller Using Repeatedly Updated Channel Estimation", Sawahashi, et al., Proceedings of IEEE ICCS/ISPACS 1996, pp. 585-589.
"Pilot Assisted Coherent DS-CDMA Reverse-Link Communications with Optimal Robust Channel Estimation", Ling, Fuyun, Proceedings of ICASSP 1997.
"Multiuser Detection for Downlink CDMA Communications in Multipath Fading Chanel," Wichman, et. al., Proceedings of VTC '97, pp. 572-576.
Dabak Anand G.
Hosur Srinath
Schmidl Timothy M.
Hofsass Jeffery A.
Rountree Robert N.
Telecky Jr. Frederick J.
Texas Instruments Incorporated
Trieu Van T.
LandOfFree
Time slot structure for improved TPC estimation in WCDMA does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Time slot structure for improved TPC estimation in WCDMA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time slot structure for improved TPC estimation in WCDMA will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-999516