Boots – shoes – and leggings
Patent
1989-09-14
1991-10-15
Lee, Thomas C.
Boots, shoes, and leggings
364229, 3642319, 3642601, 3642604, 364262, 364736, G06E 1580
Patent
active
050580019
ABSTRACT:
Two-dimensional mesh architecture in an array processor of myriad processing elements allows relative ease in manufacturing, using planar integrated circuits and predominant X, Y connections. There is a need, in any array processor, to connect a selected processing element to another processing element. Rather than to supply the large number of connectors required for dedicated connection of processing element to processing element, implementation is by a very limited number of connecting conductors (NESW) in a two-dimensional mesh. The connecting conductors are coplanar, making construction compatible with present-day, essentially planar and predominantly XY, packaging of integrated circuits and printed circuit boards. Flexibility of interconnection by means of this limited and inflexible set of conductors is accomplished by equipping each processing element with a hopping circuit. This is an advantageous tradeoff of silicon area, since the few active elements of the hopping circuit consume much less silicon area than the large number of conductors otherwise required. The hopping circuits are programmable, by a shared routing controller, to send input to an internal register file within the processing element, or to respond to a HOP (direction)(step) command. The HOP command selects the direction parameter by selecting one of the limited external connections to an adjacent processing element. Connection to a remote processing element requires a number of HOP command steps, carried out in a series of cycles. Each hopping circuit includes multiplexer, sink register, demultiplexer and gates.
REFERENCES:
patent: 4174514 (1979-11-01), Sternberg
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4247892 (1981-01-01), Lawrence
patent: 4309691 (1982-01-01), Castleman
patent: 4314349 (1982-02-01), Batcher
patent: 4380046 (1983-04-01), Fung
patent: 4398176 (1983-08-01), Dargel et al.
patent: 4514807 (1985-04-01), Nogi
patent: 4523273 (1985-06-01), Adams, III et al.
patent: 4601055 (1986-07-01), Kent
patent: 4633431 (1986-12-01), Bar
patent: 4639857 (1987-01-01), McCanny et al.
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4718005 (1988-01-01), Feigenbaum et al.
patent: 4739474 (1988-04-01), Holsztynski
patent: 4739476 (1988-04-01), Fiduccia
patent: 4910665 (1990-03-01), Mattheyses et al.
"Geometric Arithmetic Parallel Processor", NCR, 1984, pp. 1-12.
"The Connection Machine", W. Daniel Hillis, The MIT Press, pp. 21, 71-80.
"Clip 4 Parallel Processing System", Fountain et al, IEEE Proc., vol. 127, Pt. E, No. 5, Sep. 1980, pp. 219-224.
"Design of a Massively Parallel Processor", Kenneth Batcher, IEEE Transaction of Computer, vol. C-29, No. 9, Sep. 1980, pp. 836-840.
M. V. A. Hancu et al, "A Systolic Scheme for Fast Parallel Communication in VLSI Mesh-Connected Parallel Computers".
Feig Philip J.
International Business Machines - Corporation
Lee Thomas C.
LandOfFree
Two-dimensional array of processing elements for emulating a mul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two-dimensional array of processing elements for emulating a mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-dimensional array of processing elements for emulating a mul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-995516