One cycle processor for real time processing

Details One cycle processor for real time processing One cycle processor for real time processing

1995-06-07

1998-05-12

Coleman, Eric

39580025, G06F 1576

Patent

active

057520658

ABSTRACT:
A processing unit (100) with a processor (110) for processing an operation code and a method for processing the operation code in the processing unit (100). The processor (110) comprises an operation code control unit (200) for receiving and processing the operation code in a boolean circuit (230) and generating a logical result thereof, and a next address control unit (210) comprising a multiplexing unit (250) with a plurality of input lines (A-D) selectable by the multiplexing unit (250) by means of the logical result of the boolean circuit (230). The processor (110) is triggerable by a trigger signal (CLOCK) and each operation code is processable by the processor (110) between successive trigger signals (CLOCK). When the trigger signal appears, the processor (110) issues a signal comprising an address of the operation code to be processed to the control memory (129) and/or a user data memory (140). The operation code corresponding to that address is loaded from the control memory (120) to the processor (110) and processed therein. One result of this processing is that the address of the successive operation code, which will be processed when the successive trigger signal appears. This loading and processing of operation code happens continuously in each cycle between successive trigger signals, until the end of program is reached or an interrupt signal is calling a stop routine. Each operation code is processed between successive trigger signals (or within one CLOCK cycle) allowing a predictable timing of a sequence of operation codes so that a real time condition is achievable.

REFERENCES:
patent: 3872447 (1975-03-01), Tessera et al.
patent: 4156279 (1979-05-01), Wilhite
patent: 4777587 (1988-10-01), Case
patent: 5299320 (1994-03-01), Aono
patent: 5459843 (1995-10-01), Davis
patent: 5553255 (1996-09-01), Jain
patent: 5553276 (1996-09-01), Dean
"ATE Digital Testing Using a ProgrammableMicrosequencer Architecture", Beat, J., IEEE Systems Readiness Technology Conference, Sep., 1990, paes 269-273.
Microprocessors and Microsystems, Mar., 1988, UK, vol. 12, No. 2, pp. 101-106.
Analog Devices, Inc., 14 Aug. 1986, *The Whole Document*.
IBM Technical Disclosure Bulletin, vol. 23, No. 8, Jan. 1981, New York, US, pp. 3848-3851.
Balm et al. `OP Code Extender. Jan. 1981.`.
IBM Technical Disclosure Bulletin, vol. 23, No. 10, Mar. 1981, New York, US, pp. 4700-4701.
D.M. Jones, `Dynamic Microinstruction Word Width Expansion. Mar. 1981.`.

Affiliated with

Also associated with

Rating

One cycle processor for real time processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with One cycle processor for real time processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and One cycle processor for real time processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-994932