Method for compiling and executing programs for reprogrammable i

Details Method for compiling and executing programs for reprogrammable i Method for compiling and executing programs for reprogrammable i

1995-06-07

1998-05-12

Swann, Tod R.

395709, 395800, G06F 944, G06F 1576

Patent

active

057520356

ABSTRACT:
A microprocessor comprises a defined execution unit coupled to internal buses of the processor for execution of a predefined, fixed set of instructions, combined with one or more programmable execution units coupled to the internal buses for execution of a set of program instructions, to provide an on chip reprogrammable instruction set accelerator RISA. Reprogrammable execution units may be made using field programmable gate array technology having configuration stores. Techniques for translating a computer program into executable code relying on the RISA involve providing a library of defined and programmed instructions, and compiling a program using the library to produce an executable version of the program using both defined and programmed instructions. The executable version can be optimized to conserve configuration resources for the programmable execution unit, or to optimize speed of execution. Thus, seldom used programmed instructions in the final object code can be replaced with segments of defined instructions to conserve configuration resources. Alternatively, specially prepared sets of programmed instructions can be used to compile programs. A variety of versions are formed using separate sets of programmed instructions and the best final version is selected. In addition, commonly used segments of instructions can be synthesized into a programmed instruction dynamically.

REFERENCES:
patent: 5361373 (1994-11-01), Gilson
patent: 5423051 (1995-06-01), Fuller et al.
patent: 5550839 (1996-08-01), Buch et al.
Iseli, C. et al. "Spyder: A Reconfigurable VLIW Processor using FPGAs", pp. 17-24, IEEE, 1993.
Athanas, P. "A Functional Reconfigurable Architecture and Compiler for Adaptive Computing", pp. 49-55, IEEE, 1993.
Box, B., "Field Programmable Gate Array Based Reconfigurable Preprocessor", Apr. 10, 1994; IEEE, pp. 40-48.
DeHon, A., "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century", Apr. 10, 1994, IEEE, pp. 31-39.
Thorson, M., "General-Purpose Coprocessors", E-Mail Transcript, Jul. 3, 1992, 5 pages.
Razdan, R., "PRISC: Programmable Reduced Instruction Set Computers", Doctor of Philosophy Thesis, May 1994, 116 pages.
Razdan, R.; Brace, K; and Smith, M.; "PRISC Software Acceleration Techniques", IEEE, May 1994, pp. 145-149.
Trimberger, S., "Field-Programmable Gate Array Technology", Design Applications, Section 2.6, pp. 68-90, Copyright 1994.
Wirthlin, M., Hutchings, Brad, Gilson, K., "The Nano Processor: a Low Resource Reconfigurable Processor", Apr. 10, 1994, IEEE, pp. 23-30.
User Commands--CC(1V), cc--C compiler.
User Commands--PROP(1), Prof--display profile data.

Affiliated with

Also associated with

Rating

Method for compiling and executing programs for reprogrammable i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for compiling and executing programs for reprogrammable i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for compiling and executing programs for reprogrammable i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-994415