Instruction fetch unit with early instruction fetch mechanism

Details Instruction fetch unit with early instruction fetch mechanism Instruction fetch unit with early instruction fetch mechanism

1994-02-24

1995-06-06

Lall, Parshotam S.

Boots, shoes, and leggings

395375, 395475, 395500, 364DIG1, 364DIG2, 36424341, 36424345, 3642434, 3642564, 3642565, 3642557, 3649614, 3649612, 3649393, 3649555, 3649633, 3649642, G06F 1210, G06F 1200

Patent

active

054230144

ABSTRACT:
An instruction fetch unit in which an early instruction fetch is initiated to access a main memory simultaneously with checking a cache for the desired instruction. On a slow path to main memory is a large main translation lookaside buffer (TLB) that holds address translations. On a fast path is a smaller translation write buffer (TWB), a mini-TLB, that holds recently used address translations. A guess fetch access in initiated by presenting an address to the main memory in parallel with presenting the address to the cache. The address is compared with the contents of the TWB for a hit and with the contents of the cache for a hit. The guess access is allowed to proceed upon the condition that there is a hit in the TWB (the TWB is able to translate the logical address into a physical address) and a miss in the I-cache (the data are not available in the I-cache and hence the guess access of main memory is necessary to get the data). The guess access is canceled upon the condition that there is either a miss in the TWB (the TWB is unable to translate the logical address into a physical address) or a hit in the I-cache (the data are available in the I-cache and hence the guess access of main memory is not necessary). In this case a fetch access is reissued on the "slow" path that goes through the large main TLB.

REFERENCES:
patent: 4727484 (1988-02-01), Saito
patent: 4774653 (1988-09-01), James
patent: 4811206 (1989-03-01), Johnson
patent: 4811209 (1989-03-01), Rubinstein
patent: 4888688 (1989-12-01), Hartvigsen et al.
patent: 5067078 (1991-11-01), Talgam et al.
patent: 5202969 (1993-04-01), Sato et al.
patent: 5249276 (1993-09-01), Honmura et al.
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5319760 (1994-06-01), Mason et al.
patent: 5349651 (1994-09-01), Hetherington et al.
"MC68030 Enhanced 32-Bit Microprocessor User's Manual Second Ed." Section 6 On-chip Cache Memories, 1989.

Affiliated with

Also associated with

Rating

Instruction fetch unit with early instruction fetch mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instruction fetch unit with early instruction fetch mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instruction fetch unit with early instruction fetch mechanism will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-994170